Skip to main content
SpringerLink
Log in

2.7–4.0 GHz PLL with dual-mode auto frequency calibration for navigation system on chip

  • Mechanical Engineering, Control Science and Information Engineering
  • Published:
Journal of Central South University Aims and scope Submit manuscript

Abstract

A 2.7–4.0 GHz dual-mode auto frequency calibration (AFC) fast locking PLL was designed for navigation system on chip (SoC). The SoC was composed of one radio frequency (RF) receiver, one baseband and several system control parts. In the proposed AFC block, both analog and digital modes were designed to complete the AFC process. In analog mode, the analog part sampled and detected the charge pump output tuning voltage, which would give the indicator to digital part to adjust the voltage control oscillator (VCO) capacitor bank. In digital mode, the digital part counted the phase lock loop (PLL) divided clock to judge whether VCO frequency was fast or slow. The analog and digital modes completed the auto frequency calibration function independently by internal switch. By designing a special switching algorithm, the switch of the digital and analog mode could be realized anytime during the lock and unlock detecting process for faster and more stable locking. This chip is fabricated in 0.13 μm RF complementary metal oxide semiconductor (CMOS) process, and the VCO supports the frequency range from 2.7 to 4.0 GHz. Tested 3.96 GHz frequency phase noise is −90 dBc/Hz@100 kHz frequency offset and −120 dBc/Hz@1 MHz frequency offset. By using the analog mode in lock detection and digital mode in unlock detection, tested AFC time is less than 9 μs and the total PLL lock time is less than 19 μs. The SoC acquisition and tracking sensitivity are about −142 dBm and −155 dBm, respectively. The area of the proposed PLL is 0.35 mm2 and the total SoC area is about 9.6 mm2.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. MOHAMMAD A S B, MAMUN B I R, JUBAYER J, LABONNAH F R, TAE G C. A compact transmit/receive switch for 2.4 GHz reader-less active RFID tag transceiver [J]. Journal of Central South University, 2015, 22(2): 546–551.

    Article  Google Scholar 

  2. TSAI C S, GAN K J, LIN M S. Low phase noise and wide tuning range VCO using the MOS differential amplifier with active load [J]. Circuits and Systems, 2012, 3(4): 307–310.

    Article  Google Scholar 

  3. SHI M X, TANG B Y, PENG A. A cascade tracking loop for weak GPS signals [J]. Applied Mechanics and Materials, 2015, 719–720: 1116–1123.

    Article  Google Scholar 

  4. FERRISS M, RYLYAKOV A, TIERNO J A, AINSPAN H, FRIEDMAN D J. A 28 GHz hybrid PLL in 32 nm SOI CMOS [J]. IEEE Journal of Solid-State Circuits, 2014, 49(4): 1027–1035.

    Article  Google Scholar 

  5. QIN P, LI J, KANG J, LI X Y, ZHOU J. Low noise frequency synthesizer with self-calibrated voltage controlled oscillator and accurate AFC algorithm [J]. Journal of Semiconductors, 2014, 35(9): 095007.

    Article  Google Scholar 

  6. SONG B, LEE J, KIM K H, BURM J W. A fast AFC technique with self-calibration for fast-locking PLLs [J]. International Journal of Electronics, 2013, 100(8): 1080–1091.

    Article  Google Scholar 

  7. SHIN J W, SHIN H C. A 1.9–3.8 GHz fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency [J]. IEEE Journal of Solid-State Circuits, 2012, 47(3): 665–675.

    Article  Google Scholar 

  8. LEE S T, FANG S J, ALLSTOT D J, BELLAOUAR A, FRIDI A R, FONTAINE P A. A quad-band GSM-GPRS transmitter with digital auto-calibration [J]. IEEE Journal of Solid-State Circuits, 2004, 39(12): 2200–2214.

    Article  Google Scholar 

  9. CHEN Z J, CAI M. A GPS SoC with novel fast auto frequency calibration RF PLL [C]// IEEE International Conference on Electron Devices and Solid-State Circuits. Chengdu, China: IEEE, 2014: 1–2.

    Google Scholar 

  10. LI DI, JING Zhan, YANG Yin-tang, WU Xiao-feng, SHI Zuo-chen, LIU Yang. Third-order active-RC complex filter with automatic frequency tuning for ZigBee transceiver applications [J]. Journal of Central South University, 2015, 22(3): 966–973.

    Article  Google Scholar 

  11. WU C H, TSAI W C, TAN C G, CHEN C N, LI K I, HSU J L, LO C L, CHEN H H, SU S Y, CHEN K T, CHEN M, SHANA'A O, CHOU S H, CHIEN G. A GPS/Galileo SoC with adaptive in-Band blocker cancellation in 65nm CMOS [C]// IEEE International Solid-State Circuits Conference. San Francisco: IEEE, 2011: 462–464.

    Google Scholar 

  12. MOON H W, LEE S Y, HEO S C, YU H Y, YU J Y, CHANG J S, CHOI S I, PARK B H. A 23mW fully integrated GPS receiver with robust interferer rejection in 65nm CMOS [C]// IEEE International Solid-State Circuits Conference. San Francisco: IEEE, 2010: 68–69.

    Google Scholar 

  13. JABBOUR C, FAKHOURY H, LOUMEAU P, NGUYEN V T. A reconfigurable low-pass/high-pass ADC suited for a zero-IF/low-IF receiver [J]. Analog Integrated Circuits and Signal Processing, 2014, 79(3): 479–491.

    Article  Google Scholar 

  14. DRAGO S, LEENAERTS D M W, NAUTA B, SEBASTIANO F, MAKINWA K A A, BREEMS L J. A 200 μA duty-cycled PLL for wireless sensor nodes in 65 nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2010, 45(7): 1305–1315.

    Article  Google Scholar 

  15. KANG S, CHIEN J C, NIKNEJAD A M. A W-band low-noise PLL with a fundamental VCO in SiGe for millimeter-wave applications [J]. IEEE Transactions on Microwave Theory and Techniques, 2014, 62(10): 2390–2404.

    Article  Google Scholar 

  16. MOON Y J, ROH Y S, JEONG C J, YOO C. A 4.39–5.26 GHz LC-tank CMOS voltage-controlled oscillator with small VCO-gain variation [J]. IEEE Microwave Wireless Component Letters, 2009, 19(8): 524–526.

    Article  Google Scholar 

  17. CHO H, PU Y G, KIM S, KIM Y S, LEE K Y, KO S, PARK H C. A L1-Band RF receiver for GPS aplication in 0.13 μm CMOS technology [C]// International SoC Design Conference. Busan, Korea: IEEE, 2008: 433–436.

    Google Scholar 

  18. COLLINS, D, KEADY A, SZCZEPKOWSKI G, FARRELL R. A 90 nm, low power VCO with reduced KVCO and sub-band spacing variation [C]// New Circuits and Systems Conference. NEWCAS: IEEE, 2011: 141.

    Google Scholar 

  19. RHEE W E. Design of high-performance CMOS charge pumps in phase-locked loops [C]// Proceedings of the 1999 IEEE International Symposium on Circuits and Systems. Orlando: IEEE, 1999: 545–548.

    Google Scholar 

  20. CHEN P W, LIN T Y, KE L W, YU R. A 0.13 μm CMOS quad-band GSM/GPRS/EDGE RF transceiver using a low-noise fractional-N frequency synthesizer and direct-conversion architecture [J]. IEEE Journal of Solid-State Circuits, 2009, 44(5): 1454–1463.

    Article  Google Scholar 

  21. LOU W F, FENG P, WANG H Y, WU N J. Low power fast settling multi-standard current reusing CMOS fractional-N frequency synthesizer [J]. Journal of Semiconductors, 2012, 33(4): 4–10.

    Article  Google Scholar 

  22. TSITOURAS A, PLESSAS F, BIRBAS M, KALIVAS G. A 1 V CMOS programmable accurate charge pump with wide output voltage range [J]. Microelectronics Journal, 2011, 42(9): 1082–1089.

    Article  Google Scholar 

  23. TI C L, LIU Y H, LIN T H. A 2.4-GHz fractional-N PLL with a PFD/CP linearization and an improved CP circuit [C]// IEEE International Symposium on Circuits and Systems. Seattle: IEEE, 2008: 1728.

    Google Scholar 

  24. LONG Q, ZHUANG Y, YIN Y, LI Z R. Design of a CMOS multi-mode GNSS receiver VCO [J]. Journal of Semiconductors, 2012, 33(5): 1–6.

    Article  Google Scholar 

  25. MARUTANI M, ANBUTSU H, KONDO M, SHIRAI N, YAMAZAKI H, WATANABE Y. An 18 mW 90 to 770 MHz synthesizer with agile auto-tuning for digital TV tuners [C]// IEEE International Solid-State Circuits Conference. Dig. San Francisco: IEEE, 2006: 192–193.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Electronic and Information Engineering, South China University of Technology, Guangzhou, 510640, China

    Zhi-jian Chen  (陈志坚), Min Cai  (蔡敏), Xiao-yong He  (贺小勇) & Ken Xu  (徐肯)

Authors
  1. Zhi-jian Chen  (陈志坚)
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Min Cai  (蔡敏)
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Xiao-yong He  (贺小勇)
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Ken Xu  (徐肯)
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Zhi-jian Chen  (陈志坚).

Additional information

Foundation item: Project(2011912004) supported by the Major Program of the Economic & Information Commission Program of Guangdong Province, China; Projects(2011B010700065, 2011A090200106) supported by the Major Program of the Department of Science and Technology of Guangdong Province, China

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Chen, Zj., Cai, M., He, Xy. et al. 2.7–4.0 GHz PLL with dual-mode auto frequency calibration for navigation system on chip. J. Cent. South Univ. 23, 2242–2253 (2016). https://doi.org/10.1007/s11771-016-3282-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11771-016-3282-y

Key words

Search

Navigation