Skip to main content
Log in

Self-aligned offset gate poly-Si TFTs using photoresist trimming technology

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

This paper reports a simple method of fabricating self-aligned offset gate (SAOG) polycrystalline silicon (poly-Si) thin film transistors (TFTs). The SAOG structure was formed by two key steps, i.e. an isotropic photoresist trimming and an additional gate fringe etching. The fabricated SAOG devices with this proposed method exhibit a significantly suppressed off-current increase with gate bias compared with the non-offset ones, and have identical bi-directional transfer characteristics under reversed source/drain biases. It is also shown that the performances of poly-Si TFTs with metal-induced lateral crystallization can be improved significantly by annealing in forming gas.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Kim C W, Jung J G, Choi J B, et al. LTPS Backplane technologies for AMLCDs and AMOLEDs. In: Dig Tech Paper SID Int Symp 2011. 862–865

    Google Scholar 

  2. Kimura M, Yudasaka I, Kanbe S, et al. Low-temperature polysilicon thin-film transistor driving with integrated driver for high-resolution light emitting polymer display. IEEE Trans Electr Devices, 1999, 46: 2282–2288

    Article  Google Scholar 

  3. Kim M, Cheon J, Lee J, et al. World-best performance LTPS TFTs with robust bending properties on AMOLED displays. In: Dig Tech Paper SID Int Symp 2011. 194–197

    Google Scholar 

  4. Fossum J G, Oritz-Conde A, Shichijo H, et al. Anomalous leakage current in LPCVD polysilicon MOSFET’s. IEEE Trans Electr Dev, 1985, 32: 1878–1884

    Article  Google Scholar 

  5. Olasupo K R, Hatalis M K. Leakage current mechanism in sub-micron polysilicon thin-film transistors. IEEE Trans Electr Dev, 1996, 43: 1218–1223

    Article  Google Scholar 

  6. Park H S, Shin H S, Lee W, et al. A new thin-film transistor pixel structure suppressing the leakage current effects on AMOLED. IEEE Electr Dev Lett, 2009, 30: 240–242

    Article  Google Scholar 

  7. Orouji A A, Kumar M J. Leakage current reduction techniques in poly-Si TFTs for active matrix liquid crystal displays: A comprehensive study. IEEE Trans Dev Mater Rel, 2006, 6: 315–325

    Article  Google Scholar 

  8. Liu C T, Yu C H D, Kornblit A, et al. Inverted thin-film transistors with a simple self-aligned lightly doped drain structure. IEEE Trans Electr Dev, 1992, 39: 2803–2809

    Article  Google Scholar 

  9. Zhao T, Cao M, Plummer J D, et al. A novel floating gate spacer polysilicon TFT. In: International Electron Devices Meeting Tech Dig 1993. 393–396

    Google Scholar 

  10. Levin R M, Evans-Lutterodt K. The step coverage of undoped and phosphorus-doped SiO2 glass films. J Vac Sci Tech B, 1983, 1: 54–61

    Article  Google Scholar 

  11. Wang H, Chan M, Jagar S, et al. Super thin-film transistor with SOI CMOS performance formed by a novel grain enhancement method. IEEE Trans Electr Dev, 2000, 47: 1580–1586

    Article  Google Scholar 

  12. Mathew S, Nagarajan R, Bera L K, et al. Sub-100 nm MOSFET fabrication with low temperature resist trimming process. Thin Solid Films, 2004, 462–463: 63–66

    Article  Google Scholar 

  13. Kobayashi K, Murai H, Sakamoto T, et al. A novel fabrication method for polycrystalline silicon thin-film transistors with a self-aligned lightly doped drain structure. Jpn J Appl Phys, 1993, 32: 469–473

    Article  Google Scholar 

  14. Cheng H, Lin C, Cheng L, et al. Fabrication of low-temperature poly-Si thin film transistors with self-aligned graded lightly doped drain structure. Electrochem Solid-State Lett, 2002, 5: G1–G3

    Article  Google Scholar 

  15. Park C, Min B, Jun J, et al. Self-aligned offset gated poly-Si TFT’s with a floating sub-gate. IEEE Electr Dev Lett, 1997, 18: 16–18

    Article  Google Scholar 

  16. Oh J H, Kang D H, Park W H, et al. A center-offset polycrystalline-silicon thin-film Transistor with n+ amorphoussilicon contacts. IEEE Electr Dev Lett, 2009, 30: 36–38

    Article  Google Scholar 

  17. Cao M, Zhao T, Saraswat K C, et al. Study on hydrogenation of polysilicon thin film transistors by ion implantation. IEEE Trans Electr Dev, 1995, 42: 1134–1140

    Article  Google Scholar 

  18. Bhat G, Kwok H, Wong M. Plasma hydrogenation of metal-induced laterally crystallized thin film transistors. IEEE Electr Dev Lett, 2000, 21: 73–75.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to ShengDong Zhang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, L., Sun, L., Han, D. et al. Self-aligned offset gate poly-Si TFTs using photoresist trimming technology. Sci. China Inf. Sci. 58, 1–6 (2015). https://doi.org/10.1007/s11432-014-5230-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-014-5230-5

Keywords

Navigation