Skip to main content
Log in

Effect of comparator offset on the linearity of charge sharing ADCs

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

The charge-sharing (CS) switching scheme appeared recently as an alternative to the charge-redistribution (CR) ADC for moderate-resolution low-power applications. One advantage of the CS is that it requires less demanding reference and input buffers. On the other hand, the CS ADC is very sensitive to the comparator offset, because the latter is translated into non-linearity on the ADC transfer curve. This paper examines the mechanism that causes this non-linearity and proposes a closed-form expression for the maximum effective resolution that a CS ADC may achieve in the presence of comparator offset. Finally, the model is verified with behavioral simulations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Craninckx, J., & van der Plas, G. (2007). A 65fJ/conversion-step 0- to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS. In IEEE ISSCC digest of technical papers (pp. 246–247).

  2. Cordova, D., Toledo, P., Klimach, H., Bampi, S. & Fabris, E. (2016). EMI resisting MOSFET-only voltage reference based on ZTC condition. Analog Integrated Circuits and Signal Processing, 89(1), 45–59. doi:10.1007/s10470-016-0766-5.

    Article  Google Scholar 

  3. Rabuske, T. & Fernandes, J. (2015). A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC. In Proceedings of the ESSCIRC (pp. 311–314).

  4. Rabuske, T., & Fernandes, J. (2016). A SAR ADC with a MOSCAP-DAC. IEEE Journal of Solid-State Circuits, 51(6), 1410–1422.

    Article  Google Scholar 

  5. Rabuske, T., & Fernandes, J. (2014). Noise-aware simulation-based sizing and optimization of clocked comparators. Analog Integrated Circuits and Signal Processing, 81(3), 723–728.

    Article  Google Scholar 

  6. Rabuske, T., Rabuske, F., Fernandes, J., & Rodrigues, C. (2015). An 8- bit 0.35-V 5.04-fJ/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(7), 1301–1307.

    Article  Google Scholar 

  7. Weisstein, E. (2002). CRC concise encyclopedia of mathematics (2nd ed.). London: Taylor & Francis.

    Book  MATH  Google Scholar 

  8. Fredenburg, J. A., & Flynn, M. P. (2012). Statistical analysis of ENOB and yield in binary weighted ADCs and DACS with random element mismatch. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(7), 1396–1408.

    Article  MathSciNet  Google Scholar 

Download references

Acknowledgments

The authors thank Fabio Rabuske for the valuable discussions and for reviewing the mathematics. This work has been supported by FCT, Fundação para a Ciência e a Tecnologia (Portugal), under Projects PEst-OE/EEI/LA0021/2013 and DISRUPTIVE (EXCL/EEI-ELC/0261/2012); and CNPq, Conselho Nacional de Desenvolvimento Científico e Tecnológico (Brazil), Ph.D. Grant 201887/2011-8.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Taimur Rabuske.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Rabuske, T., Fernandes, J. Effect of comparator offset on the linearity of charge sharing ADCs. Analog Integr Circ Sig Process 90, 9–16 (2017). https://doi.org/10.1007/s10470-016-0861-7

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-016-0861-7

Keywords

Navigation