Abstract
The non-ideal problem, include transfer function gain errors and timing offset between channels, seriously restrict pipelined analog-to-digital converters (ADCs) sampling rate upgrade. This letter analyzes these sources of errors and the effect they have on split architecture. Using Taylor approximation and the digital differentiator filter in a hybrid LMS algorithm, the new method does not need any additional analog circuitry, does not perturb the output samples, and does not require strictly well matched layout of signal path between two channels. Behavioral simulation results demonstrate that the proposed calibration technique can significantly improve signal-to-noise and distortion ratio and spurious free dynamic range performance from 63.8 to 79.8 dB and 65.7 to more than 90.0 dB, respectively, for a 13-bit 500 MS/s pipelined ADC.
References
Khanghah, M., Asl, A., Aghdam, E., & Sadeghipour, K. (2015). “Skip–Swap” method instead of “Skip–Fill” method in background calibration of pipelined ADCs. Analog Integrated Circuits and Signal Processing, 84, 127–135.
Feyz, E., Fatin, G. Z., & Nooshyar, M. (2014). A 1 Gsps and 840 µW fully dynamic asynchronous pipelined binary search ADC. Analog Integrated Circuits and Signal Processing, 81, 195–203.
Boo, H. H., Boning, D. S., & Hae-Seung, L. (2015). A 12b 250 MS/s Pipelined ADC With Virtual Ground Reference Buffers. IEEE Journal of Solid-State Circuits, 50(12), 2912–2921.
Chen, L., Ma, J., & Sun, N. (2014). Capacitor mismatch calibration for SAR ADCs based on comparator metastability detection. In IEEE international. symposium on circuits and systems (ISCAS) (pp. 2357–2360).
Chen, L., Sanyal, A., Ma, J., & Sun, N. (2014). A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique. In IEEE European solid state circuits conference (pp. 219–222).
Sanyal, A., Ragab, K., Chen, L., Viswanathan, T. R., Yan, S., & Sun, N. (2014). A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping. In IEEE custom integrated circuits conference (CICC) (pp. 1–4).
Chen, L., Rahman, M., Liu, S., & Sun, N. (2013). A fast radix-3 SAR analog-to-digital converter. In 2013 IEEE 56th international midwest symposium on circuits and systems (pp. 1148–1151).
Ragab, K., Long, C., Sanyal, A., & Nan, S. (2015). Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(5), 456–460.
Sarkar, S., Yuan, Z., & Elies, B. (2015). PN-assisted deterministic digital background calibration of multistage split-pipelined ADC. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(3), 654–661.
McNeill, J. A., Coln, M., Brown, D. R., & Larivee, B. J. (2009). Digital background -calibration algorithm for split ADC architecture. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(2), 294–306.
Ahmed, I., & Johns, D. A. (2008). An 11-Bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage. IEEE Journal of Solid-State Circuits, 43(7), 1626–1637.
Li-Han, H., & Tai-Cheng, L. (2009). A split-based digital background calibration technique in pipelined ADCs. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(11), 855–859.
Cheng, C. T. (2015). Digital differentiator design using fractional delay filter and limit computation. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(10), 2248–2259.
Pingli, H., Szukang, H., & Lu, V. (2011). SHA-less pipelined ADC with in situ background clock-skew calibration. IEEE Journal of Solid-State Circuits, 46(8), 1893–1903.
Centurelli, F., Monsurro, P., & Trifiletti, A. (2011). Efficient digital background calibration of time-interleaved pipeline analog-to-digital converters. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(7), 1373–1383.
Montazerolghaem, M. A., Moosazadeh, T., & Yavari, M. (2005). A predetermined LMS digital background calibration technique for pipelined ADCs. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(9), 841–845.
Keane, J. P., Hurst, P. J., & Lewis, S. H. (2005). Background interstage gain calibration technique for pipelined. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(1), 32–43.
Panigada, A., & Galton, I. (2006). Digital background correction of harmonic distortion in pipelined ADCs. IEEE Transactions on Circuits and Systems I: Regular Papers, 53(9), 1885–1895.
Acknowledgments
This work was supported by the National Natural Science Foundation of China (61234002, 61322405, 61574103,61574105).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Dong, S., Zhu, Z., Liu, M. et al. A background split algorithm for high speed pipelined ADCs. Analog Integr Circ Sig Process 88, 173–180 (2016). https://doi.org/10.1007/s10470-016-0753-x
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-016-0753-x