Skip to main content
SpringerLink
Log in

A multi-band CMOS PLL-based frequency synthesizer for DRM/DRM+/DAB systems

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A wideband frequency synthesizer is designed and fabricated in a 0.18 μm CMOS technology. It is developed for DRM/DRM+/DAB systems and is based on a programmable integer-N phase-locked loop. Instead of using several synthesizers for different bands, only one synthesizer is used, which has three separated divider paths to provide quadrature 8-phase LO signals. A wideband VCO covers a frequency band from 2.0 to 2.9 GHz, generates LO signals from 32 to 72 MHz, and from 250 to 362 MHz. In cooperation with a programmable XTAL multi-divider at the PLL input and output dividers at the PLL output, the frequency step can be altered from 1 to 25 kHz. It provides an average output phase noise of −80 dBc/Hz at 10 kHz offset, −95 dBc/Hz at 100 kHz offset, and −120 dBc/Hz at 1 MHz offset for all the supported channels. The output power of the LO signals is tunable from 0 dBm to +3 dBm, and the phase of quadrature signals can also be adjusted through a varactor in the output buffer. The power consumption of the frequency synthesizer is 45 mW from a 1.8 V supply.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27

Similar content being viewed by others

References

  1. European Broadcasting Union, ETSI ES 201 980-2005,Digital Radio Mondiale(DRM); System Specification[S]Switzerland: Joint Technical Committee (JTC) Broadcast of the European Broadcasting Union (EBU), 2005.

  2. European Broadcasting Union, ETSI EN 300 401-2006,Digital Audio Broadcasting (DAB) to Mobile, Portable and Fixed Receivers[S]. Switzerland: Joint Technical Committee (JTC) Broadcast of the European Broadcasting Union (EBU), 2006.

  3. Luff, G. F., Tuncer, S., Troop, N. M. et al. (2005). A compact triple-band Eureka-147 RF tuner with an FM receiver, Vol. 1 In IEEE International Solid-State Circuits Conference, February. 2005, pp. 434-608.

  4. Jianzheng, Z., & Zhigong, W. (2008). Frequency planning of RFfront-end for DRM receivers. Chinese High Technology Letter, 18, 480–487.

    Google Scholar 

  5. Zhang, M., Haider, M. R., Islam, S. K., et al. (2010). A low-voltage low-power programmable fractional PLL in 0.18-μm CMOS process. Analog Integrated Circuits and Signal Processing, 65(1), 33–42.

    Article  Google Scholar 

  6. Saeedi, S., & Atarodi, M. (2010). Single-VCO multi-band DTV frequency synthesizer with a divide-by-3 frequency divider for quadrature signal generation[J]. Analog Integrated Circuits and Signal Processing, 64(2), 103–113.

    Article  Google Scholar 

  7. Ren, S., Emmert, J., & Siferd, R. (2011). Design and performance of a robust 180 nm CMOS standalone VCO and the integrated PLL[J]. Analog Integrated Circuits and Signal Processing, 68(3), 285–298.

    Article  Google Scholar 

  8. Ippolito C M, Italia A, Palmisano G. (2010). A 1.7 mW dual-band CMOS frequency synthesizer for low data-rate sub-GHz applications[C]//ESSCIRC, In Proceedings of the. IEEE, 2010. P 142-145.

  9. Wan S, Chen Z, Yu Z, et al. (2009). An embedded 14-bit 800MS/s DAC for direct digital frequency synthesizer in 0.18 μm CMOS[C]//, In Applied Superconductivity and Electromagnetic Devices, 2009. ASEMD 2009. International Conference on. IEEE, 2009. P 97-100.

  10. Lin HC, (2005). Low phase noise design techniques for phase locked loop based integrated RF frequency synthesizers. p 29-36.

  11. Kitsunezuka, M., Kodama, H., Oshima, N., et al. (2012). A 30–2.4 GHz CMOS receiver with integrated RF filter and dynamic-range-scalable energy detector for cognitive radio systems. Solid-State Circuits, IEEE Journal of, 2012, 47(5), 1084–1093.

    Article  Google Scholar 

  12. Bouhamame, M., Coco, L. L., Amiot, S., et al. (2012). A 60 dB harmonic rejection mixer for digital terrestrial TV tuner. Circuits and Systems I: Regular Papers, IEEE Transactions on, 59(3), 471–478.

    Article  MathSciNet  Google Scholar 

  13. Tan, J. Y. J., Kian, A. N., & Yong, P. X. (2008). An integrated low power one-pin crystal oscillator 2008. IEEE Asia Pacific Conference on. IEEE, Circuits and Systems, (APCCAS 2008). IEEE.

  14. Hussein, K., Karim, M., & Hegazi, E. (2012). An all-analog method to enhance amplitude stability in Pierce crystal oscillators. Circuits and Systems I: Regular Papers, IEEE Transactions on, (2012), 59(3), 463–470.

    Article  Google Scholar 

  15. Zeng X., et al. (2010). A fast start-up, low-power differential crystal oscillator for DRM/DAB receiver. 12th IEEE International Conference on. IEEE Communication Technology (ICCT), 2010 IEEE.

  16. Moreira, L. C. et al. (2009). A Pulse Generator UWB-Ultra Wide Band using PFD Phase Frequency Detector in 180 nm CMOS Technology. Microwave and Optoelectronics Conference (IMOC), 2009 SBMO/IEEE MTT-S International. IEEE.

  17. Razavi, B. (2001). Design of Analog CMOS Integrated Circuits. USA: McGraw Hill.

    Google Scholar 

Download references

Acknowledgment

This work is partially supported by the National Natural Science Foundation of China (No. 61106024, No. 61201176), Special Fund of Jiangsu Province for the Transformation of Scientific and Technological Achievements (No. BA2011009), and the Specialized Research Fund for the Doctoral Program of Higher Education, China (No. 20090092120012). The authors wish to thank Keping Wang, Wei Li and Li Zhang for technical instructions. The authors also gratefully acknowledge the helpful comments and suggestions of the reviewers, which have improved the presentation.

Author information

Authors and Affiliations

  1. Institute of RF-&OE-ICs, Southeast University, Sipailou 2, Nanjing, 210096, China

    Junliang Wang, Zhigong Wang, Jian Xu, Yiqiang Wu, Mi Tian, Xuemei Lei, Li Ma & Lu Tang

Authors
  1. Junliang Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zhigong Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jian Xu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Yiqiang Wu
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mi Tian
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Xuemei Lei
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Li Ma
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Lu Tang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Zhigong Wang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, J., Wang, Z., Xu, J. et al. A multi-band CMOS PLL-based frequency synthesizer for DRM/DRM+/DAB systems. Analog Integr Circ Sig Process 80, 293–304 (2014). https://doi.org/10.1007/s10470-014-0341-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-014-0341-x

Keywords

Search

Navigation