Skip to main content

Advertisement

Log in

A highly energy-efficient switching scheme for SAR ADC with the redundant capacitance splitting technology

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In this letter, a highly energy-efficient switching scheme for successive approximation register (SAR) analog-to-digital converters (ADC) is presented with the redundant capacitance splitting technology. The redundant capacitance splitting technology is put forward innovatively to divide the convert cycles into two parts: high bits cycles and low bits cycles. And through a simple switch, the redundant capacitance is split off from the capacitance array in the high bits convert cycles, resulting in the improvement of SAR ADC performance. With the monotonic mode, the first bit cycle and the second bit cycle are completed without consuming any switching energy. The proposed novel switching scheme can achieve 99.54% less switching energy and 75% reduction in capacitor area compared with the conventional switching scheme for SAR ADC, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

References

  1. Johns, D., & Martin, K. (1997). Analog integrated circuit design (p. 492). New York: Wiley.

    MATH  Google Scholar 

  2. Liu, C.-C., Chang, S.-J., Huang, G.-Y., & Lin, Y.-Z. (2010). A 10-bit 50-ms/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of Solid-State Circuits, 45(4), 731–740.

    Article  Google Scholar 

  3. Zhu, Y., Chan, C. H., Chio, U. F., et al. (2010). A 10-bit 100-ms/s reference-free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 45(6), 1111–1121.

    Article  Google Scholar 

  4. Rahimi, E., & Yavari, M. (2014). Energy-efficient high-accuracy switching method for SAR ADCs. Electronics Letters, 50(7), 499–501.

    Article  Google Scholar 

  5. Zhu, Z., Xiao, Y., & Song, X. (2013). Vcm-based monotonic capacitor switching scheme for SAR ADC. Electronics Letters, 49(5), 327–329.

    Article  Google Scholar 

  6. Zhang, M. L., Cai, Q. S., & Fan, X. H. (2018). A high-speed, high-linearity, and energy-efficient subranging single-side capacitor switching scheme for SAR ADCs. Analog Integrated Circuits and Signal Processing, 96(1), 175–182.

    Article  Google Scholar 

  7. Sanyal, A., & Sun, N. (2013). SAR ADC architecture with 98% reduction in switching energy over conventional scheme. Electronics Letters, 49(4), 248–250.

    Article  Google Scholar 

  8. Xie, L. B., Su, J., Liu, J. X., & Wen, G. J. (2015). Energy-efficient capacitor-splitting DAC scheme with high accuracy for SAR ADCs. Electronics Letters, 51(6), 460–462.

    Article  Google Scholar 

  9. Baek, S. U., Lee, K. Y., & Lee, M. (2017). Energy-efficient switching scheme for SAR ADC using zero-energy dual capacitor switching. Analog Integrated Circuits and Signal Processing, 94(2), 317–322.

    Article  MathSciNet  Google Scholar 

  10. Osipov, D., & Paul, S. (2016). Two-step reset method for energy-efficient SAR ADC switching schemes. Electronics Letters, 52(10), 816–817.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Shubin Liu.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Liu, J., Liu, S., Huang, L. et al. A highly energy-efficient switching scheme for SAR ADC with the redundant capacitance splitting technology. Analog Integr Circ Sig Process 97, 169–176 (2018). https://doi.org/10.1007/s10470-018-1302-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1302-6

Keywords

Navigation