Abstract
A fully integrated cross-coupled charge pump circuit with a new clock scheme has been presented in this paper. The new clock scheme ensures that all NMOS pre-charge transistors are turned off when the voltages of main clock signals are high. Notably, all PMOS transfer transistors will be turned off when the voltages of the main clock signals are low. As a result, the charge pump eliminates all of the reversion power loss and reduces the ripple voltage. The proposed charge pump has a better performance even in scenarios where the main clock signals are mismatched. The proposed charge pump circuit was simulated using spectre in the TSMC 0.18 µm CMOS process. The simulation results show that the proposed charge pump circuit has a high voltage conversion efficiency and low ripple voltage.
Similar content being viewed by others
References
Dickson, J. F. (1976). On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE Journal of Solid-State Circuits, 11(3), 374–378.
Wu, J. T., & Chang, K. L. (1998). MOS charge pumps for low-voltage operation. IEEE Journal of Solid-State Circuits, 33(4), 592–597.
Ker, M. D., Chen, S. L., & Tsai, C. S. (2006). Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes. IEEE Journal of Solid-State Circuits, 41(5), 1100–1107.
Lee, H., & Mok, P. K. T. (2005). Switching noise and shoot-through current reduction techniques for switched-capacitor voltage doubler. IEEE Journal of Solid-State Circuits, 40(5), 1136–1146.
Su, F., Ki, W. H., & Tsui, C. Y. (2006). High efficiency cross-coupled doubler with no reversion loss. Presented at IEEE international symposium on circuits and systems (pp. 2761–2764).
Kim, J. Y., Jun, Y. H., & Kong, B. S. (2009). CMOS charge pump with transfer blocking technique for no reversion loss and relaxed clock timing restriction. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(1), 11–15.
Mui, T. W., Ho, M., Mak, K. H., Guo, J., Chen, H., & Leung, K. N. (2014). An area-efficient 96.5%-peak-efficiency cross-coupled voltage doubler with minimum supply of 0.8 V. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(9), 656–660.
Kim, J. Y., Park, S. J., Kwon, K. W., Kong, B. S., Choi, J. S., & Jun, Y. H. (2014). CMOS charge pump with no reversion loss and enhanced drivability. IEEE Transactions on Very Large Scale Integration Systems, 22(6), 1441–1445.
Yu, X. J., Moez, K., Wey, I. C., Sawan, M., & Chen, J. (2017). A fully integrated multistage cross-coupled voltage multiplier with no reversion power loss in a standard CMOS process. IEEE Transactions on Circuits and Systems II: Express Briefs, 64(7), 737–741.
Yu, K., Li, S. Z., Zhang, G., Zhang, Z. H., Tong, Q. L., & Zou, X. C. (2017). Design considerations of charge pump for antenna switch controller with SOI CMOS technology. IEEE Transactions on Circuits and Systems II: Express Briefs, 64(3), 229–233.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Ma, M., Cai, X., Sun, Y. et al. A robust high-efficiency cross-coupled charge pump circuit without blocking transistors. Analog Integr Circ Sig Process 95, 395–401 (2018). https://doi.org/10.1007/s10470-018-1149-x
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-018-1149-x