Abstract
A successive-approximation register analog-to-digital converter with current steering digital-to-analog converter (DAC) and voltage input is presented. Passive current-to-voltage conversion is used at the DAC output. A technique for increasing the settling speed without extra current consumption is proposed. Simulations of schematic example confirm the improvement.
Similar content being viewed by others
References
Elkafrawy, A., Anders, J., & Ortmanns, M. (2015). A 10-bit 150 MS/s current mode SAR ADC in 90 nm CMOS. 11th IEEE conference on PhD research in microelectronics and electronics (pp. 274–277).
Doris, K., Janssen, E., Nani, C., Zanikopoulos, A., & van der Weide, G. (2011). A 480 mW 2.6 GS/s 10 b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE Journal of Solid-State Circuits, 46(12), 2821–2833.
http://ams.com/eng/Products/Full-Service-Foundry/Process-Technology/CMOS/0.35-m-CMOS-process.
Tong, T., Hanumolu, P., & Temes, G. (2012). A semi-synchronous SAR ADC. Analog Integrated Circuits and Signal Processing, 71(3), 407–410.
Kuttner, F.(2002). A 1.2 V 10b 20 M Sample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS. IEEE international solid-state circuits conference (pp. 176–177).
Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z., Huang, C.-M., Huang, C.-H., et al. (2010). A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation. IEEE international solid-state circuits conference (pp. 386–387).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Panov, G., Popov, A. & Mihov, G. A SAR ADC with current steering DAC and voltage input. Analog Integr Circ Sig Process 89, 411–415 (2016). https://doi.org/10.1007/s10470-016-0856-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-016-0856-4