Abstract
This work reports a non-pipelined AES (Advanced Encrypted Standard) FPGA (Field Programmable Gate Array) architecture, with low resource requirements. The architecture is designed to work on CBC (Cipher Block Chaining) mode and achieves a throughput of 1.45 Gbps. This implementation is a module of a configuration library for a Cryptographic Reconfigurable Platform (CRP).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kocher, P., Lee, R., McGraw, G., Raghunathan, A., Ravi, S.: Security as a New Dimension in Embedded System Design. In: DAC 2004 (June 2004)
Crowe, F., Daly, A., Kerins, T., Marnane, W.: Single-Chip FPGA Implementation of a Cryptographic Co-Processor. In: Proceedings of IEEE International Conference on Field Programmable Technology, FPT 2004 (2004)
Ixia, IPSec Virtual Private Networks: Conformance and Performance Testing, Whitepaper (November 2003)
Quinn, L., Mehta, P., Sicher, A.: Wireless Communications Technology Landscape, White Paper, Dell (February 2005)
Umamaheshwari, G., Shanmugan, A.: Efficient VLSI Implementation of the Block Cipher Rijndael Algorithm. Academic Open Internet Journal 12 (2004), Available at http://www.acadjournal.com/
Bertoni, G., Guajardo, J., Paar, C.: Architectures for Advanced Cryptographic Systems. Idea Group Inc (2004)
Gaj, K., Chodowiec, P.: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. In: Proceedings of the 3rd Advanced Encryption Standard (AES) Candidate Conference (April 2000)
Li, Y., Callahan, T., Darnell, E., Harr, R., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. ACM, New York (2000)
National Security Agency, Fact Sheet NSA Suite B Cryptography. Available at http://www.nsa.gov/ia/industry/crypto_suite_b.cfm
Federal Information Processing Standards Publication 197, Announcing the Advanced Encryption Standard (AES) (November 2001)
Barco-Silex, AES Encryption and Decryption BA411AES Factsheet (March 2005), Available at http://www.barco.com/
Liu, T., Tanougast, C., Brunet, P., Berviller, Y., Rabah, H., Weber, S.: An Optimized FPGA Implementation of an AES Algorithm for Embedded Applications. In: International Workshop on Applied Reconfigurable Computing 2005, ARC 2005 (February 2005)
Lu, J., Lockwood, J.: IPSec Implementation on Xilinx Virtex-II Pro FPGA and Its Application. In: Reconfigurables Architectures Workshop, RAW (April 2005)
Algotronix Ltd., “AES Core Product Description” (November 2004), Available at http://www.algotronix.com/
Hodjat, A., Verbauwhede, I.: A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA. In: IEEE Symposium on Field-Programmable Custom Computing Machines (April 2004)
Helion Technology Limited, Overview Datasheet – Helion cores, Available at http://www.heliontech.com/
Menezes, A., Oorschot, P.V., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)
Gaj, K., Chodowiec, P.: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Array. In: Proceedings in RSA Security Conference – Cryptographer’s Track (April 2001)
McCaffrey, J.: You’re your Data Secure with the New Advanced Encryption Standard, MSDN Magazine, Issue (November 2003), Available at http://msdn.microsoft.com
Badillo, I.A., Parra, R.C., Feregrino, C.: Design and Implementation of a High Performance Cryptographic Reconfigurable Platform. In: 2004 XIII International Congress on Computing, Mexico, October 13-15 (2004) (In Spanish)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Algredo-Badillo, I., Feregrino-Uribe, C., Cumplido, R. (2006). Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. In: Gavrilova, M., et al. Computational Science and Its Applications - ICCSA 2006. ICCSA 2006. Lecture Notes in Computer Science, vol 3982. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11751595_49
Download citation
DOI: https://doi.org/10.1007/11751595_49
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-34075-1
Online ISBN: 978-3-540-34076-8
eBook Packages: Computer ScienceComputer Science (R0)