Skip to main content

Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture

  • Conference paper
Computational Science and Its Applications - ICCSA 2006 (ICCSA 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3982))

Included in the following conference series:

Abstract

This work reports a non-pipelined AES (Advanced Encrypted Standard) FPGA (Field Programmable Gate Array) architecture, with low resource requirements. The architecture is designed to work on CBC (Cipher Block Chaining) mode and achieves a throughput of 1.45 Gbps. This implementation is a module of a configuration library for a Cryptographic Reconfigurable Platform (CRP).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 139.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Kocher, P., Lee, R., McGraw, G., Raghunathan, A., Ravi, S.: Security as a New Dimension in Embedded System Design. In: DAC 2004 (June 2004)

    Google Scholar 

  2. Crowe, F., Daly, A., Kerins, T., Marnane, W.: Single-Chip FPGA Implementation of a Cryptographic Co-Processor. In: Proceedings of IEEE International Conference on Field Programmable Technology, FPT 2004 (2004)

    Google Scholar 

  3. Ixia, IPSec Virtual Private Networks: Conformance and Performance Testing, Whitepaper (November 2003)

    Google Scholar 

  4. Quinn, L., Mehta, P., Sicher, A.: Wireless Communications Technology Landscape, White Paper, Dell (February 2005)

    Google Scholar 

  5. Umamaheshwari, G., Shanmugan, A.: Efficient VLSI Implementation of the Block Cipher Rijndael Algorithm. Academic Open Internet Journal 12 (2004), Available at http://www.acadjournal.com/

  6. Bertoni, G., Guajardo, J., Paar, C.: Architectures for Advanced Cryptographic Systems. Idea Group Inc (2004)

    Google Scholar 

  7. Gaj, K., Chodowiec, P.: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. In: Proceedings of the 3rd Advanced Encryption Standard (AES) Candidate Conference (April 2000)

    Google Scholar 

  8. Li, Y., Callahan, T., Darnell, E., Harr, R., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. ACM, New York (2000)

    Google Scholar 

  9. National Security Agency, Fact Sheet NSA Suite B Cryptography. Available at http://www.nsa.gov/ia/industry/crypto_suite_b.cfm

  10. Federal Information Processing Standards Publication 197, Announcing the Advanced Encryption Standard (AES) (November 2001)

    Google Scholar 

  11. Barco-Silex, AES Encryption and Decryption BA411AES Factsheet (March 2005), Available at http://www.barco.com/

  12. Liu, T., Tanougast, C., Brunet, P., Berviller, Y., Rabah, H., Weber, S.: An Optimized FPGA Implementation of an AES Algorithm for Embedded Applications. In: International Workshop on Applied Reconfigurable Computing 2005, ARC 2005 (February 2005)

    Google Scholar 

  13. Lu, J., Lockwood, J.: IPSec Implementation on Xilinx Virtex-II Pro FPGA and Its Application. In: Reconfigurables Architectures Workshop, RAW (April 2005)

    Google Scholar 

  14. Algotronix Ltd., “AES Core Product Description” (November 2004), Available at http://www.algotronix.com/

  15. Hodjat, A., Verbauwhede, I.: A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA. In: IEEE Symposium on Field-Programmable Custom Computing Machines (April 2004)

    Google Scholar 

  16. Helion Technology Limited, Overview Datasheet – Helion cores, Available at http://www.heliontech.com/

  17. Menezes, A., Oorschot, P.V., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)

    Book  Google Scholar 

  18. Gaj, K., Chodowiec, P.: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Array. In: Proceedings in RSA Security Conference – Cryptographer’s Track (April 2001)

    Google Scholar 

  19. McCaffrey, J.: You’re your Data Secure with the New Advanced Encryption Standard, MSDN Magazine, Issue (November 2003), Available at http://msdn.microsoft.com

  20. Badillo, I.A., Parra, R.C., Feregrino, C.: Design and Implementation of a High Performance Cryptographic Reconfigurable Platform. In: 2004 XIII International Congress on Computing, Mexico, October 13-15 (2004) (In Spanish)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Algredo-Badillo, I., Feregrino-Uribe, C., Cumplido, R. (2006). Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. In: Gavrilova, M., et al. Computational Science and Its Applications - ICCSA 2006. ICCSA 2006. Lecture Notes in Computer Science, vol 3982. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11751595_49

Download citation

  • DOI: https://doi.org/10.1007/11751595_49

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-34075-1

  • Online ISBN: 978-3-540-34076-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics