Skip to main content
SpringerLink
Log in
Book cover

Handbook of Hardware/Software Codesign pp 1–33Cite as

MAPS: A Software Development Environment for Embedded Multi-core Applications

  • Living reference work entry
  • First Online:

Abstract

The use of heterogeneous Multi-Processor System-on-Chip (MPSoC) is a widely accepted solution to address the increasing demands on high performance and energy efficiency for modern embedded devices. To enable the full potential of these platforms, new tools are needed to tackle the programming complexity of MPSoCs, while allowing for high productivity. This chapter discusses the MPSoC Application Programming Studio (MAPS), a framework that provides facilities for expressing parallelism and tool flows for parallelization, mapping/scheduling, and code generation for heterogeneous MPSoCs. Two case studies of the use of MAPS in commercial environments are presented. This chapter closes by discussing early experiences of transferring the MAPS technology into Silexica GmbH, a start-up company that provides multi-core programming tools.

This is a preview of subscription content, log in via an institution.

References

  1. Aguilar M, Jimenez R, Leupers R, Ascheid G (2014) Improving performance and productivity for software development on TI multicore DSP platforms. In: 6th European embedded design in education and research conference (EDERC), 2014, pp 31–35

    Google Scholar 

  2. Aguilar MA, Eusse JF, Leupers R, Ascheid G, Odendahl M (2015) Extraction of kahn process networks from while loops in embedded software. In: 12th IEEE international conference on embedded software and systems (ICESS)

    Google Scholar 

  3. Aguilar MA, Eusse JF, Ray P, Leupers R, Ascheid G, Sheng W, Sharma P (2015) Parallelism extraction in embedded software for Android devices. In: Proceedings of the XV international conference on embedded computer systems: architectures, modeling and simulation, SAMOS XV

    Google Scholar 

  4. Aho AV, Lam MS, Sethi R, Ullman JD (2006) Compilers: principles, techniques, and tools, 2nd edn. Prentice Hall, Boston

    MATH  Google Scholar 

  5. Basten T, Hoogerbrugge J (2001) Efficient execution of process networks. In: Chalmers A, Mirmehdi M, Muller H (eds) Communicating process architectures – 2001. IOS Press, Amsterdam, pp 1–14

    Google Scholar 

  6. Brunet SC (2015) Analysis and optimization of dynamic dataflow programs. Ph.D. thesis, Ecole Polytechnique Federale de Lausanne (EPFL)

    Google Scholar 

  7. C6678: Multicore fixed and floating-point digital signal processor. http://www.ti.com/product/TMS320C6678/technicaldocuments

  8. Castrillon J, Leupers R (2014) Programming heterogeneous MPSoCs: tool flows to close the software productivity gap. Springer, Cham

    Book  Google Scholar 

  9. Castrillon J, Leupers R, Ascheid G (2013) MAPS: mapping concurrent dataflow applications to heterogeneous MPSoCs. IEEE Trans Ind Inf 9(1):527–545

    Article  Google Scholar 

  10. Castrillon J, Tretter A, Leupers R, Ascheid G (2012) Communication-aware mapping of KPN applications onto heterogeneous MPSoCs. In: Proceedings of the 49th annual design automation conference, DAC’12. ACM, New York, pp 1266–1271

    Chapter  Google Scholar 

  11. Castrillon J, Velasquez R, Stulova A, Sheng W, Ceng J, Leupers R, Ascheid G, Meyr H (2010) Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms. In: Proceedings of the conference on design, automation and test in Europe, DATE’10. European design and automation association, pp 753–758

    Google Scholar 

  12. Ceng J, Castrillon J, Sheng W, Scharwächter H, Leupers R, Ascheid G, Meyr H, Isshiki T, Kunieda H (2008) MAPS: an integrated framework for MPSoC application parallelization. In: Proceedings of the 45th annual design automation conference. ACM, pp 754–759

    Google Scholar 

  13. Cheung E, Hsieh H, Balarin F (2007) Automatic Buffer Sizing for Rate-constrained KPN applications on multiprocessor System-on-Chip. In: Proceedings of the 2007 IEEE international high level design validation and test workshop. IEEE, pp 37–44

    Google Scholar 

  14. Das A, Singh AK, Kumar A (2015) Execution trace–driven energy-reliability optimization for multimedia MPSoCs. ACM Trans Reconfigurable Technol Syst 8(3):18:1–18:19

    Google Scholar 

  15. Eusse JF, Williams C, Leupers R (2015) CoEx: a novel profiling-based algorithm/architecture co-exploration for ASIP design. ACM Trans Reconfigurable Technol Syst 8(3):17:1–17:16

    Google Scholar 

  16. Eusse J, Williams C, Murillo L, Leupers R, Ascheid G (2014) Pre-architectural performance estimation for ASIP design based on abstract processor models. In: International conference on embedded computer systems: architectures, modeling, and simulation (SAMOS XIV), 2014, pp 133–140

    Google Scholar 

  17. Geilen M, Basten T (2003) Requirements on the execution of kahn process networks. In: Proceedings of the 12th European symposium on programming, ESOP 2003. Springer, pp 319–334

    Google Scholar 

  18. Goens A, Castrillon J (2015) Analysis of process traces for mapping dynamic kpn applications to mpsocs. In: Proceedings of the IFIP international embedded systems symposium (IESS), Foz do Iguaçu

    Google Scholar 

  19. International Data Corporation (IDC) (2015) IDC: smartphone OS market share, 2015 Q2. http://www.idc.com/prodserv/smartphone-os-market-share.jsp

  20. Johnson R, Pingali K (1993) Dependence-based program analysis. In: Proceedings of the ACM SIGPLAN 1993 conference on programming language design and implementation, PLDI’93. ACM, New York, pp 78–89. DOI 10.1145/155090.155098

    Chapter  Google Scholar 

  21. Kahn G (1974) The semantics of a simple language for parallel programming. In: IFIP congress, pp 471–475

    MATH  Google Scholar 

  22. Kennedy K, Allen JR (2002) Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers Inc., San Francisco

    Google Scholar 

  23. Kwok YK, Ahmad I (1999) Static scheduling algorithms for allocating directed task graphs to multiprocessors. ACM Comput Surv 31(4):406–471. DOI 10.1145/344588.344618

    Article  Google Scholar 

  24. Lattner C (2008) LLVM and clang: next generation compiler technology. In: The BSD conference, Ottawa

    Google Scholar 

  25. Lee EA, Messerschmitt DG (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245

    Article  Google Scholar 

  26. Moreira O, Valente F, Bekooij M (2007) Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In: EMSOFT’07: Proceedings of the 7th ACM & IEEE international conference on embedded software. ACM, pp 57–66

    Google Scholar 

  27. Nexus 7 (2013) http://www.asus.com/Tablets_Mobile/Nexus_7_2013/

  28. Parks TM (1995) Bounded scheduling of process networks. Ph.D. thesis, EECS Department, University of California, Berkeley

    Google Scholar 

  29. Pimentel A, Erbas C, Polstra S (2006) A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans Comput 55(2):99–112

    Article  Google Scholar 

  30. Stuijk S, Basten T, Geilen MCW, Corporaal H (2007) Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In: DAC’07: Proceedings of the 44th annual design automation conference. ACM, New York, pp 777–782

    Google Scholar 

  31. Thiele L, Bacivarov I, Haid W, Huang K (2007) Mapping applications to tiled multiprocessor embedded systems. In: International conference on application of concurrency to system design, pp 29–40. DOI 10.1109/ ACSD.2007.53

    Google Scholar 

  32. Thies W, Chandrasekhar V, Amarasinghe S (2007) A practical approach to exploiting coarse-grained pipeline parallelism in C programs. In: Proceedings of the 40th annual IEEE/ACM international symposium on microarchitecture, MICRO 40. IEEE, pp 356–369

    Google Scholar 

  33. Thies W, Karczmarek M, Amarasinghe S (2002) StreamIt: a language for streaming applications. In: International conference on compiler construction, Grenoble

    MATH  Google Scholar 

  34. Tournavitis G (2011) Profile-driven parallelization of sequential programs. Ph.D. thesis, University of Edinburgh

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, ICT cubes, Kopernikusstraße 16, 52074, Aachen, Germany

    Rainer Leupers

  2. Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, ICT cubes, Kopernikusstraße 16, 52074, Aachen, Germany

    Miguel Angel Aguilar

  3. Silexica GmbH, Lichtstr. 25, 50825, Köln, Germany

    Juan Fernando Eusse

  4. Center for Advancing Electronics Dresden, TU Dresden, Georg-Schumannstr. 7A, 01187, Dresden, Germany

    Jeronimo Castrillon

  5. Silexica GmbH, Lichtstr. 25, 50825, Köln, Germany

    Weihua Sheng

Authors
  1. Rainer Leupers
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Miguel Angel Aguilar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Juan Fernando Eusse
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Jeronimo Castrillon
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Weihua Sheng
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Rainer Leupers .

Editor information

Editors and Affiliations

  1. Computer Science and Engineering, Seoul National University, Seoul, Korea (Republic of)

    Soonhoi Ha

  2. Computer Science, Friedrich-Alexander-Universität Computer Science, Nürnberg, Germany

    Jürgen Teich

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer Science+Business Media Dordrecht

About this entry

Cite this entry

Leupers, R., Aguilar, M., Eusse, J.F., Castrillon, J., Sheng, W. (2016). MAPS: A Software Development Environment for Embedded Multi-core Applications. In: Ha, S., Teich, J. (eds) Handbook of Hardware/Software Codesign. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-7358-4_2-1

Download citation

  • DOI: https://doi.org/10.1007/978-94-017-7358-4_2-1

  • Received:

  • Accepted:

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-017-7358-4

  • Online ISBN: 978-94-017-7358-4

  • eBook Packages: Springer Reference EngineeringReference Module Computer Science and Engineering

Publish with us

Policies and ethics

Search

Navigation