Skip to main content

Warp and iWarp

  • Reference work entry
Encyclopedia of Parallel Computing
  • 345 Accesses

Definition

The Warp project was a series of increasingly general-purpose programmable systolic array systems and related software. The project was created by Carnegie Mellon University (CMU) and developed in conjunction with industrial partners G.E., Honeywell, and Intel with funding from the U.S. Defense Advanced Research Projects Agency (DARPA). There were three distinct machine designs known as the WW-Warp, PC-Warp, and iWarp. Each successive design was made increasingly general-purpose by increasing memory capacity and relaxing the tight synchronization between processors. A two-cell prototype of WW-Warp was completed in June 1985, the first WW-Warp in February 1986, the first PC-Warp in April 1987, and the first iWarp system in March 1990. iWarp systems were produced and sold by Intel in 1992 and 1993 to universities, government agencies, and industrial research laboratories. Signal and image processing were the target applications for the Warp program, a natural fit for systolic...

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 1,600.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 1,799.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Bibliography

  1. Annaratone M, Arnould E, Gross T, Kung HT, Lam M, Menzilcioglu O, Webb J (1987) The warp computer: architecture, implementation and performance. IEEE Trans Comput C-36(12): 1523–1538

    Article  Google Scholar 

  2. Gross T, Lam M (1998) Retrospective: a retrospective on the warp machines. In: ISCA ‘98: 25 years of the international symposia on computer architecture (selected papers). IEEE, Los Alamitos, pp 42–45

    Google Scholar 

  3. Lam MS (1989) A systolic array optimizing compiler. Kluwer Academic, Dordrecht

    Google Scholar 

  4. Borkar S, Cohn R, Cox G, Gleason S, Gross T (1988) iWarp: an integrated solution of high-speed parallel computing. In: Proceedings of the 1988 ACM/IEEE conference on supercomputing, 12–17 Nov 1988, Orlando, Florida, pp 330–339

    Google Scholar 

  5. Adl-Tabatabai A-R, Gross T, Lueh G-Y, Reinders J (1993) Modeling Instruction-Level Parallelism for Software Pipelining. In: Proceedings of the IFIP WG10.3 working conference on architectures and compilation techniques for fine and medium grain parallelism, Orlando, pp 321–330

    Google Scholar 

  6. Borkar S, Cohn R, Cox G, Gross T, Kung HT, Lam M, Levine M, Moore B, Moore W, Peterson C, Susman J, Sutton J, Urbanski J, Webb J (1990) Supporting systolic and memory communication in iWarp. In: Proceedings of the 17th annual international symposium on computer architecture, Seattle, Washington, pp 70–81

    Google Scholar 

  7. Intel Corp (1991) iWarp microprocessor (Part Number 318153). Technical information, Order Number 281006, Hillsboro, OR

    Google Scholar 

  8. Gross T, O’Hallaron DR (1998) iWarp: anatomy of a parallel computing system. MIT, Cambridge, MA, p 488

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this entry

Cite this entry

Reinders, J.R. (2011). Warp and iWarp. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_472

Download citation

Publish with us

Policies and ethics