Skip to main content

Switch Architecture

  • Reference work entry
  • 737 Accesses

Synonyms

Router architecture

Definition

The switch architecture defines the internal organization and functionality of components in a switch. The switch is in charge of forwarding units of information from the input ports to the output ports.

Discussion

High-performance computing systems, like clusters and massively parallel processors (MPPs), rely on the use of an efficient interconnection network. As the number of end nodes increases to thousands, or even larger sizes, the network becomes a key component since it must provide low latencies and high bandwidth at a moderate cost and power consumption. The basic components of a network are switches/routers, links, and network interfaces. The interconnection network efficiency largely depends on the switch design.

Prior to defining and describing the switch architecture concept, it is worth differentiating between router and switch. Typically, the router is the basic component in a network that forwards messages from a set of input...

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   1,600.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD   1,799.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Bibliography

  1. Dally W, Towles B (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco, CA

    Google Scholar 

  2. Duato J, Yalamanchili S, Ni N (2002) Interconnection networks: an engineering approach. Morgan Kaufmann, San Francisco, CA

    Google Scholar 

  3. Karol MJ et al (1987) Input versus output queueing on a space-division packet switch. IEEE Trans Commun COM-35(12):1347–1356

    Google Scholar 

  4. Tamir Y, Frazier GL (1988) High-performance multi-queue buffers for vlsi communications switches. SIGARCH Comput Archit News 16(2):343–354

    Google Scholar 

  5. Kim J, Dally WJ, Towles B, Gupta AK (2005) Microarchitecture of a high-radix router. In: 32nd Annual International Symposium on Computer Architecture (ISCA ’05), Madison, WI, pp 420–431

    Google Scholar 

  6. Scott S, Abts D, Kim J, Dally WJ (2006) The blackwidow high-radix clos network. In: Proceedings of the 33rd Annual International Symposium on Computer Architecture (ISCA), The Washington, DC, June 2006

    Google Scholar 

  7. Mora G, Flich J, Duato J, López P, Baydal E, Lysne O (2006) Towards and efficient switch architecture for high-radix switches. In: Proceedings of ANCS 2006, San Jose, CA

    Google Scholar 

  8. Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini G (2007) Bringing NOCs to 65 nm. IEEE Micro 27(5):75–85

    Google Scholar 

  9. de Micheli G, Benini L (2006) Networks on chips: technology and tools. Morgan Kaufmann, San Francisco, CA

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this entry

Cite this entry

Flich, J. (2011). Switch Architecture. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_299

Download citation

Publish with us

Policies and ethics