Skip to main content
  • Living reference work
  • © 2022

Handbook of Computer Architecture

  • Reviews exhaustively the basic to the most advanced topics in computer architecture

  • Includes in-depth study of design methodologies and tools for computer architectures

  • Covers diverse types of architectures, ranging from ASICs, FPGAs to Multicores

This is a preview of subscription content, access via your institution.

Table of contents (18 entries)

  1. Accelerator Design with High-Level Synthesis

    • Christian Pilato, Stephanie Soldavini
  2. Approximate Computing Architectures

    • Muhammad Abdullah Hanif, Vojtech Mrazek, Muhammad Shafique
  3. Architecture Description Languages

    • Anupam Chattopadhyay, Zheng Wang, Grant Martin
  4. Architectures for Machine Learning

    • Yongkui Yang, Chao Chen, Zheng Wang
  5. Architectures for Multimedia Processing: A Cross-Layer Perspective

    • Muhammad Shafique, Bharath Srinivas Prabakaran
  6. Architectures for Self-Powered Edge Intelligence

    • Amit Ranjan Trivedi, Jaeha Kung, Jong Hwan Ko
  7. Bit-Level Model Checking

    • Alexander Ivrii, Yakir Vizel
  8. Dataflow Models of Computation for Programming Heterogeneous Multicores

    • Jeronimo Castrillon, Karol Desnos, Andrés Goens, Christian Menard
  9. FPGA-Specific Compilers

    • Nitish Srivastava, Gai Liu, Yi-Hsiang Lai, Zhiru Zhang
  10. Parallel Programming Models

    • Muhammad Nufail Farooqi, Mustafa Abduljabbar, Vicenç Beltran, Xavier Teruel, Roger Ferrer, Xavier Martorell et al.
  11. Post-Quantum Cryptographic Accelerators

    • Ayesha Khalid, Dur Shahwar Kundi
  12. Processor Simulation and Characterization

    • Grant Martin, Suhas Madhusudana, Greg Efland, Vadim Kustov
  13. Secure Processor Architectures

    • Nikhilesh Singh, Vinod Ganesan, Chester Rebeiro
  14. Verification of Quantum Circuits

    • Robert Wille, Lukas Burgholzer

About this book

This handbook presents the key topics in the area of computer architecture covering from the basic to the most advanced topics, including software and hardware design methodologies. It will provide readers with the most comprehensive updated reference information covering applications in single core processors, multicore processors, application-specific processors, reconfigurable architectures, emerging computing architectures, processor design and programming flows, test and verification. This information benefits the readers as a full and quick technical reference with a high-level review of computer architecture technology, detailed technical descriptions and the latest practical applications.


  • Single Core Processors
  • Multicore Processors
  • Application-Specific Processors
  • Reconfigurable Architectures
  • 3D Architectures
  • Processor Design Flows
  • Processor Programming Flows
  • Security Verification
  • Neuromorphic Computing
  • Quantum Computing

Editors and Affiliations

  • Sch of Computer Science & Engineering, Nanyang Technological University, Singapore, Singapore

    Anupam Chattopadhyay

About the editor

Anupam Chattopadhyay received his B.E. degree from Jadavpur University, India, MSc. from ALaRI, Switzerland and PhD from RWTH Aachen in 2000, 2002 and 2008 respectively. From 2008 to 2009, he worked as a Member of Consulting Staff in CoWare R&D, Noida, India. From 2010 to 2014, he led the MPSoC Architectures Research Group in RWTH Aachen, Germany as a Junior Professor. Since September, 2014, he is appointed as an assistant Professor in SCSE, NTU and also holds a courtesy appointment at SPMS, NTU. In the past, he held visiting positions at Politecnico di Torino, Italy; EPFL, Switzerland; Technion, Israel and Indian Statistical Institute, Kolkata. During his doctoral studies, he worked on automatic RTL generation from the architecture description language LISA, which led to a spin-off, and subsequently was acquired by a leading EDA vendor. He developed novel high-level optimisations, verification techniques, and proposed a language-based modelling, exploration and design framework for partially re-configurable processors - many of which resulted in successful technology transfers to the EDA and Semiconductor IP industry.

Anupam currently heads a team of 20+ researchers, overseeing projects in the area of computer architectures, security, design automation and emerging technologies. His research advances has been reported in more than 100 conference/journal papers (ACM/IEEE/Springer), multiple research monographs and edited books (CRC, Springer) and open-access forums. Together with his doctoral students, Anupam proposed novel research directions like, domain-specific high-level synthesis for cryptography, high-level reliability estimation flows for embedded processors, generalisation of classic linear algebra kernels and multi-layered coarse-grained reconfigurable architecture. Anupam’s research in the area of emerging technologies has been covered by major news outlets across the world, including Asian Scientist, Straits Times and The Economist. Anupam regularly serves in the TPCs of top conferences, reviews journal/ conference articles and presented multiple invited seminars/tutorials in prestigious venues. He is a series editor of Springer book series on Computer Architecture and Design Methodologies. He is a member of ACM and a senior member of IEEE. Anupam received Borcher's plaque from RWTH Aachen, Germany for outstanding doctoral dissertation in 2008, nomination for the best IP award in the ACM/IEEE DATE Conference 2016 and nomination for the best paper award in the International Conference on VLSI Design 2018.

Editorial Board:

Mohamed M. Sabry Aly, Computer Science and Engineering, Nanyang Technological University, Singapore 

Rachata Ausvarungnirun, King Mongkut's University of Technology North Bangkok, Thailand

Jeronimo Castrillon, Center for Advancing Electronics Dresden, TU Dresden, Dresden, Germany

Anupam Chattopadhyay, Computer Science and Engineering, Nanyang Technological University, Singapore 

Suhaib Fahmy, Computer Science, KAUST, Thuwal, Saudi Arabia 

Grant Martin, M.Math, Pleasanton, CA, USA

Sayak Ray, Intel, San Jose, California, USA

Bibliographic Information