Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML MARTE
Authors (first, second and last of 6)
Volume 19, issue 1-2, March 2015
8 articles in this issue
-
-
Design methodology for on-chip-based processor debugger
Authors (first, second and last of 5)
-
The fast evolving landscape of on-chip communication
Authors (first, second and last of 4)
-
-
-
-
-
Enabling FPGA routing configuration sharing in dynamic partial reconfiguration
Authors (first, second and last of 5)
