Abstract
At nanoscale along with the failure of Metal oxide semiconductor field-effect transistor due to short channel effects, Silicon has raised as another bottleneck for researchers. In the last couple of decades, researchers have provided different solutions in the form of Graphene and Transition Metal Dichalcogenides materials. Each Graphene and Transition Metal Dichalcogenides has its own set of disadvantages like poor ION/IOFF ratio and lower carrier mobility and hence cannot be used individually. In this article, a tub type metal oxide semiconductor field-effect transistor is designed and for application of the device in a low power VLSI domain, the back-gated technique is used. Different device properties are studied first with a Silicon-based channel and then a Silicon-Tungsten Disulphide heterojunction channel. The selection of SiO2 as a gate insulator and contact material is also justified. This article shows that instead of using conventional Silicon-based devices it is better to use heterojunction devices, as they offer much lower OFF-state current and better linearity properties.
Similar content being viewed by others
References
S.O. Koswatta, M.S. Lundstrom, M.S. Nikonov, D.E. performance comparison between tunneling transistors and conventional MOSFETS. IEEE Trans Electron Devices 56(3), 456–465 (2009)
J.P. Colinge, C.W. Lee, A. Afzalian, N.D. Akhayan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy, Nanowire transistors without junctions. Nat Nanotechnol 5(3), 225–229 (2010)
N. Kumar, A. Raman, Low voltage charge plasma based dopingless tunnel field effect transistor: analysis and optimization. Microsyst Techol 26, 1343–1350 (2020). https://doi.org/10.1007/s00542-019-04666-y
N. Kumar, A. Raman, performance assessment of charge plasma based cylindrical GAA vertical nanowire TFET with impact of interface trap charge". IEEE Trans Electron Devices 66, 4453–4460 (2019)
M. Jagadesh Kumar, Doping-less tunnel field effect transistor: design and investigation. IEEE Trans Electron Devices 60(10), 3285–3290 (2013)
N. Kumar, A. Raman, Design and investigation of charge-plasma based work function engineered dualmetal-heterogeneous gate Si-Si0.55Ge0.45 GAA-cylindrical NWTFET for ambipolar analysis”. IEEE Trans Electron Devices 66(3), 1468–1474 (2019)
Prateek kumar, Maneesha Gupta, Kunwar Singh," Performance Analysis of Charge Plasma Based Five Layered Black Phosphorus-Silicon Heterostructure Tunnel Field Effect Transistor", Silicon, springer 2019.
M.A. Raushan, N. Alam, M.J. Siddiqui, Performance enhancment of junctionless tunnel field effect transistor using dual-k spacers. J Naoelectron Optoelectron 13, 912–920 (2018)
W.Y. Choi, H.K. Lee, Demonstration of hetero-gate-dielectric tunneling field-effect transistors. Nano Converg 3, 1–15 (2016)
V.H. Nguyen, Y.M. Niquet, F. Triozon, I. Duchemin, O. Nier, D. Rideau, Quantum modeling of the carrier mobility in FDSOIDevices. IEEE Trans Electron Devices 61(9), 3096–3102 (2014)
M. Niquet, V.H. Nguyen, F. Triozon, I. Duchemin, O. Nier, D. Rideau, Quantum calculations of the carrier mobility: methodology, matthiessen’s rule, and comparison with semi-classical approaches. J. Appl. Phys. 115(5), 054512 (2014)
D. Munteanu, J.L. Autran, Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices. Solid-State Electron 47, 1219–1225 (2003)
A.S. Mayrov, R.V. Gorbachev, Micrometer scale ballistic transport in encapsulated graphene at room temperature . Nano Lett 11, 2396–2399 (2011)
T. Roy, M. Tosun, X. Cao, H. Fang, D.H. Lien, P. Zhao, Y.Z. Chen, Y.L. Chueh, J. Guo, A. Javey, Dual-gated MoS2/WSe2 van der waals tunnel diodes and transistors”. Am Chemi Soc NANO 9, 207–2079 (2015)
I. Yang, C. Vieri, A. Chandrakasan, D. Antoniadis, Back-Gated CMOS on SOIAS for dynamic threshold voltage control”. IEEE Trans Electron Devices 44, 822 (1997)
ATLAS Device Simulation Software, Silvaco Int (Santa Clara, CA, USA, 2012)
R. Lake, D. Jovanovic, C. Rivas, Non-equilibrium green’s functions in semiconductor device modeling. Prog Nonequilibrium Green’s Funct II, 143–158 (2003). https://doi.org/10.1142/9789812705129_0013
R. Chaujar, R. Kaur, M. Saxena, M. Gupta, R.S. Gupta, TCAD assessment of Gate Electrode Workfunction Engineered Recessed Channel (GEWE-RC) MOSFET and its multi-layereded gate architecture, Part II: Analog and large signal performance evaluation. Superlattices Microstruct 46(4), 645–655 (2009)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Kumar, P., Gupta, M., Kr, G. et al. Comparison of Silicon and Silicon-Tungsten Disulphide Heterojunction Based Tub-type Back Gated MOSFET Using Non-Equilibrium Green’s Function. Trans. Electr. Electron. Mater. 22, 467–472 (2021). https://doi.org/10.1007/s42341-020-00251-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s42341-020-00251-7