Skip to main content

Advertisement

Log in

Energy-performance management in battery powered reconfigurable processors for standalone IoT systems

  • Original Research
  • Published:
International Journal of Information Technology Aims and scope Submit manuscript

Abstract

Reconfigurable processors are gaining more attention in battery powered portable platforms like IoTs. As the FPGA based reconfigurable processors are power hungry and the energy source is limited in battery powered system, energy management is vital for such systems. This paper addresses an energy-performance management method in battery powered reconfigurable processors for standalone IoT systems. It considers battery characteristics and nonlinearities to select the best set of task types with respect to energy-performance management policies while satisfying area and energy consumption constraints in different situations. The proposed method decides based on battery level and rate of discharge to adopt two different strategies: (1) energy-performance trade-off, (2) energy minimization. The proposed method benefits from three tools to reduce the power consumption: (1) reducing the total number of performed reconfiguration during the battery life, (2) using battery-ware scheduling, (3) reducing occupied resources. The results show that the energy-performance management system extends battery lifetime by 34% in energy minimizing scenario. Moreover, it boosts the average performance by 31% while extending the battery lifetime by 25% in the complete discharging scenario. In the situation that the battery is charging, the energy-performance management system has achieved an increment of 74% in performance compared to (3).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. Oliveria CS, Diogenes C, Dasilva A (2015) An MS430-based reconfigurable processor architecture, circuits and systems (LASCAS). In: IEEE 6th Latin American Symposium on Circuits and Systems, February 2015

  2. Mopton K, Hauk S (2002) Reconfigurable computing: a survey of system and software. ACM Comput Surv 34(2):171–210

    Article  Google Scholar 

  3. Ouyang P, Yin S, Liu L (2015) Energy management on battery-powered coarse-grained Reconfigurable platforms. IEEE Trans Very Large Sale Integr Syst 23(12):3085–3099

    Article  Google Scholar 

  4. Xilinx MicroBlaze reference guide, UG984, April 2014, available at: www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug984-vivado-microblaze-ref.pdf. Accessed 10 May 2019

  5. Chow CT, Tsui LSM, Leong PHW, Luk W, Wilton SJE (2005) Dynamic voltage scaling for commercial FPGAs. In: Proceedings of IEEE international conference on field programmable technology, Singapore, 11–14 December 2005

  6. Rao R, Vrudhula S, Rakhmatov D (2003) Battery modeling for energy aware system design. IEEE Comput 36:77–87

    Article  Google Scholar 

  7. Kansakar P, Munir A (2018) A two-tiered heterogeneous and reconfigurable application processor for future internet of things. In: 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Hong Kong, China, 8–11 July 2018

  8. Rao M, Coleman J, Newe T (2016) An FPGA based reconfigurable IPSec ESP core suitable for IoT applications. In: 2016 10th International Conference on Sensing Technology (ICST), Nanjing, China 11–13 Nov 2016

  9. Khan J (2006) Vemuri R (2006) Energy management for battery-powered reconfigurable computing platforms. IEEE Trans Very Large Scale Integr Syst 14(12):135–147

    Article  Google Scholar 

  10. Khatib K, Ahmed M, Kamaleldin A, Abdelghany M, Mostafa H (2018) Dynamically reconfigurable power efficient security for Internet of Things devices. In: 2018 7th International conference on modern circuits and systems technologies (MOCAST), Thessaloniki, Greece 11 June 2018

  11. Shafique M, Bauer L, Henkel J (2009) REMiS: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set. In: Proceeding of IEEE/ACM ICCAD, November 2009, pp 55–62

  12. Shafique M, Bauer L, Henkel J (2014) Adaptive energy management for dynamically reconfigurable processors. IEEE Trans Comput Aided Des Integr Circuits Syst 33(1):50–63

    Article  Google Scholar 

  13. Lamoureux J, Luk W (2008) An overview of low-power techniques for field-programmable gate arrays. In: NASA/ESA Conference on Adaptive Hardware and Systems, August 2008, pp 338–345

  14. Liu Q, Mak T, Zhang T, Niu X (2015) Power adaptive computing system design for solar energy powered embedded systmes. IEEE Trans Very Large Scale Integr Syst 23(8)

  15. Rakhmatov D, Vrudhula S (2003) Energy management for battery-powered embedded system. ACM Trans Embed Comput Syst 2(3):277–324

    Article  Google Scholar 

  16. Motaqi A, Mosavi M (2019) Blind and task-ware multi-cell battery management system. Int J Eng Sci Technol. https://doi.org/10.1016/j.jestch.2019.07.005

    Article  Google Scholar 

  17. Hasan MZ, Bird M (2011) Energy reductions for embedded processors in reconfigurable hardware. In: IEEE International conference on electro/information technology, May 2011, pp 1–6

  18. Yanez JN (2014) Energy efficient reconfigurable computing with adaptive voltage and logic scaling. ACM SIGARCH Comput Architect 42:87–92

    Article  Google Scholar 

  19. Luis J, Chouliaras V, Nunez-Yanez JG (2007) Dynamic Voltage Scaling in a FPGA-Based System-on-Chip. In: International conference on field programmable logic and applications, August 2007, pp. 459–462. Systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20–24, 2009, pp 302–313

  20. Pourshaghaghi HR, Echeverri Escobar JD, Pineda de Gyvez J (2012) Synthesis and VHDL Implementation of fuzzy logic controller for dynamic voltage and frequency scaling (DVFS) goals in digital processors. In: Dadios EP (ed) Fuzzy logic: controls, concepts, theories and applications, January 2012, pp 185–202

  21. Qu Y, Soininen J-P, Nurmi J (2007) Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices. In: Proceeding of design automation and test in Europe conference, April 2007, pp 1–6

  22. Tuan T, Kao S, Rahman A, Das S, Trimberger S (2007) A 90 nm low-power FPGA for battery-powered applications. IEEE Trans Comput Aided Des Integr Circuits Syst 26(2):296–300

    Article  Google Scholar 

  23. Rangan KK, Wei G-Y, Brooks D (2009) Thread motion: fine-grained power management for multi-core systems. In: Proceedings of the 36th annual international symposium on computer architecture, June 20–24, 2009, pp 302–313

  24. Gholamipour AH, Bozorgzadeh E, Banerjee S (2007) Energy-aware co-processor selection for embedded processors on FPGAs. In: IEEE 25th international conference on computer design, October 2007, pp 158–163

  25. Jing C, Zhu Y, Li M (2013) Energy-efficient scheduling on multi-FPGA reconfigurable systems. J Microprocess Microsyst 37(6–7):590–600

    Article  Google Scholar 

  26. Nishimura T, Hirai K, Saito Y, Nakamura T, Hasegawa Y, Tsutsusmi S et al (2008) Power reduction techniques for dynamically reconfigurable processor arrays. In: International conference on field programmable logic and applications, September 2008

  27. Jafari SMAH, Daneshtalab M, Heman A, Abbas N, Awan MA, Plosila J (2015) TEA: timing and energy aware compression architecture for efficient configuration in CGRAS. J Microprocess Microsyst 39(8):973–986

    Article  Google Scholar 

  28. Farahani N, Hemani A, Sohofi H, Jafari SMAH, Tajammul MA, Paul K (2014) Parallel distributed scalable runtime address generation scheme for a coarse grain reconfigurable computation and storage fabric. J Microprocess Microsyst 38(8):788–802

    Article  Google Scholar 

  29. Lari V, Muddasani S, Boppu S, Hannig F, Schmid M, Teich J (2012) Hierarchical power management for adaptive tightly-coupled processor arrays. ACM Trans Design Automat Electron Syst 18:123–136

    Google Scholar 

  30. Lin TJ, Zhang W, Jha NK (2015) FDR 20: a low-power dynamically reconfigurable architecture and Its FinFET implementation. IEEE Trans Very Large Scale Integr Systems 23(10):1987–2000

    Article  Google Scholar 

  31. Xilinx partial reconfiguration user guide, UG702, April 2012, available at: www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug702.pdf. Accessed 10 May 2019

  32. Deschamps JP, Sutter GD, Cantó E (2012) Guide to FPGA implementation of arithmetic functions. Springer, Dordrecht

    Book  Google Scholar 

  33. Xilinx Logic Cores Guide, July 2006, Available at: www.forums.xilinx.com/xlnx/attachments/xlnx/elinux/494/1/opb_hwicap.pdf. Accessed 15 May 2019

  34. Xilinx Virtex-4 configuration guide, UG071, June 2009, available-at: https://www.xilinx.com/support/documentation/user_guides/ug071.pdf. Accessed 15 May 2019

  35. Doerffel Dennis, Sharkh SA (2006) A critical review of using the Peukert equation for determining the remaining capacity of lead-acid and lithium-ion batteries. J Power Sourc 155(2):395–400

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ahmadreza Motaqi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Motaqi, A. Energy-performance management in battery powered reconfigurable processors for standalone IoT systems. Int. j. inf. tecnol. 12, 653–668 (2020). https://doi.org/10.1007/s41870-020-00454-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s41870-020-00454-4

Keywords

Navigation