Abstract
A high-gain two-stage class A–AB operational amplifier (Op-Amp) is presented. A boosted recycling folded cascode with more than four cascode transistors compared to the conventional structure is used in the first stage of the proposed Op-Amp. The AB class output stage is constructed using a quasi-floating-gate MOSFET and a bootstrap capacitor. Indirect feedback compensation is utilized, leading to smaller compensation capacitors and, therefore, higher slew rate (SR) and bandwidth. The proposed circuit is simulated by using a 180-nm 1.8-V CMOS process standard technology. Simulation results with a 50-pF capacitance load show that DC gain, GBW, average SR, average 1% settling time, and phase margin (PM) are 121.6 dB, 45.3 MHz, 66.2 V/μS, 29.7 nS, and 65.6°, respectively. The PM and SR reduce to 65.6° and 51.9 V/μS, respectively, when driving a 100-pF capacitance load. The proposed Op-Amp consumes 1.59 mW @ 1.8 V, which makes it a high-current-efficiency two-stage amplifier.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abdelfattah O, Roberts GW, Shih I, Shih Y (2015) An ultra-low-voltage CMOS process-insensitive self-biased OTA with rail-to-rail input range. IEEE Trans Circuits Syst I Regul Pap 62(10):2380–2390. https://doi.org/10.1109/TCSI.2015.2469011
Achigui HF, Fayomi CJB, Sawan M (2006) 1-V DTMOS-based class-AB operational amplifier: implementation and experimental results. IEEE J Solid-State Circuits 41(11):2440–2448. https://doi.org/10.1109/JSSC.2006.883341
Akbari M, Biabanifard M, Asadi S, Yagoub MCE (2014) Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA. AEU-Int J Electron C 68(11):1047–1052. https://doi.org/10.1016/j.aeue.2014.05.007
Assaad RS, Silva-Martinez J (2009) The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Solid-State Circuits 44(9):2535–2542. https://doi.org/10.1109/JSSC.2009.2024819
Cabrera-Bernal E, Pennisi S, Grasso AD, Torralba A, Carvajal RG (2016) 0.7-V three-stage class-AB CMOS operational transconductance amplifier. IEEE Trans Circuits Syst i: Regul Pap 63(11):1807–1815. https://doi.org/10.1109/TCSI.2016.2597440
Grasso AD, Palumbo G, Pennisi S (2015) High-performance four-stage CMOS OTA suitable for large capacitive loads. IEEE Trans Circuits Syst I Regul Pap 62(10):2476–2484. https://doi.org/10.1109/TCSI.2015.2476298
Hurst PJ, Lewis SH, Keane JP, Aram F, Dyer KC (2004) Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers. IEEE Trans Circuits Syst I Regul Pap 51(2):275–285. https://doi.org/10.1109/TCSI.2003.820254
Joshi A, Shrimali H, Sharma SK (2017) Systematic design approach for a gain boosted telescopic OTA with cross-coupled capacitor. IET Circuits Dev Syst 11(3):225–231. https://doi.org/10.1049/iet-cds.2016.0448
Ju H, Lee M (2020) A hybrid miller-cascode compensation for fast settling in two-stage operational amplifiers. IEEE Trans Very Large Scale Integr (VLSI) Syst 28(8):1770–1781. https://doi.org/10.1109/TVLSI.2020.2986508
Kuo P, Tsai S (2019) An enhanced scheme of multi-stage amplifier with high-speed high-gain blocks and recycling frequency cascode circuitry to improve gain-bandwidth and slew rate. IEEE Access 7:130820–130829. https://doi.org/10.1109/ACCESS.2019.2940560
Langen K, Huijsing JH (1988) Compact low-voltage power-efficient operational amplifier cells for VLSI. IEEE J Solid-State Circuits 33(10):1482–1496. https://doi.org/10.1109/4.720394
Liao P, Luo P, Zhen S et al (2014) Dual-Miller parallel compensation for low-power three-stage amplifier with a wide range of capacitive loads. Circuits Syst Signal Process 33:287–297. https://doi.org/10.1007/s00034-013-9626-z
Liu S, Zhu Z, Wang J, Liu L, Yang Y (2019) A 1.2-V 2.41-GHz Three-stage CMOS OTA with efficient frequency compensation technique. IEEE Trans Circuits Syst I Regul Pap 66(1):20–30. https://doi.org/10.1109/TCSI.2018.2852334
Pourashraf S, Ramirez-Angulo J, Lopez-Martin AJ, González-Carvajal R (2018) A Highly efficient composite class-AB–AB Miller Op-Amp with high gain and stable from 15 pF Up To very large capacitive loads. IEEE Trans Very Large Scale Integr (VLSI) Syst 26(10):2061–2072. https://doi.org/10.1109/TVLSI.2018.2830365
Ramirez-Angulo J, Carvajal RG, Galan JA, Lopez-Martin A (2006) A free but efficient low-voltage class-AB two-stage operational amplifier. IEEE Trans Circuits Syst II Expr Br 53(7):568–571. https://doi.org/10.1109/TCSII.2006.875320
Rashtian M (2020) Sub 1-V supply voltage-reference based on mutual temperature cancellation of VT and VTH. Analog Integr Circ Sig Process 105(3):477–482. https://doi.org/10.1007/s10470-020-01704-y
Rashtian M, Vafapour M (2021) Gain boosted folded cascode op-amp with capacitor coupled auxiliary amplifiers. Int J Eng 34(5):1233–1238. https://doi.org/10.5829/ije.2021.34.05b.16
Razavi B (2017) Design of analog CMOS integrated circuits, 2nd edn. McGraw-Hill, New York
Ren MY, Wu T, Song MX, Zhang CX (2012) Design procedures for a fully differential telescopic cascode two-stage CMOS operational amplifier. Proced Eng 29:4030–4034. https://doi.org/10.1016/j.proeng.2012.01.614
Roman-Loera A, Ramirez-Angulo J, Lopez-Martin A, Carvajal RG (2015) Free class AB–AB Miller opamp with high current enhancement. Electron Lett 51(3):215–217. https://doi.org/10.1049/el.2014.4064
Song C, Zhu Z, Yang Y (2017) A fast-settling three-stage amplifier using regular miller plus reversed indirect compensation. Circuits Syst Signal Process 36:795–810. https://doi.org/10.1007/s00034-016-0314-7
Tan M, Ki W (2015) A cascode Miller-compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control. IEEE J Solid-State Circuits 50(2):440–449. https://doi.org/10.1109/JSSC.2014.2364037
Tan M, Zhou Q (2011) A two-stage amplifier with active miller compensation. In: IEEE international conference on anti-counterfeiting, security and identification, Xiamen, pp 201–204. https://doi.org/10.1109/ASID.2011.5967452
Xin Y, Zhao X, Wen B, Dong L, Lv X (2020) A high current efficiency two-stage amplifier with inner feedforward path compensation technique. IEEE Access 8:22664–22671. https://doi.org/10.1109/ACCESS.2020.2967870
Zhang S, Zhu Z, Zhang H, Xiong Z, Li Q (2015) A 90-dB DC gain high-speed nested gain-boosted folded-cascode opamp. In: 11th conference on PhD research in microelectronics and electronics (PRIME), Glasgow, pp 357–360. https://doi.org/10.1109/PRIME.2015.7251409
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Rashtian, M. High-Gain and High-Slew-Rate Two-Stage Class A–AB Op-Amp. Iran J Sci Technol Trans Electr Eng 46, 235–243 (2022). https://doi.org/10.1007/s40998-021-00449-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s40998-021-00449-2