Abstract
The growing demand for wireless devices capable of performing complex communication processes has imposed an urgent need for high-speed communication systems and advanced network processors. This paper proposes a hardware workflow developed for the Long-Term Evolution (LTE) communication system. It studies the multiple-input, multiple-output orthogonal frequency-division multiplexing (MIMO-OFDM) LTE system. Specifically, this work focuses on the implementation of the OFDM block that dominates the execution time in high-speed communication systems. To achieve this goal, we have proposed an NoC-based low-latency OFDM LTE multicore system that leverages Inverse Fast Fourier Transform (IFFT) parallel computation on a variable number of processing cores. The proposed multicore system is implemented on an FPGA platform using the ProNoC tool, an automated rapid prototyping platform. Our obtained results show that LTE OFDM execution time is drastically reduced by increasing the number of processing cores. Nevertheless, the NoC’s parameters, such as routing algorithm and topology, have a negligible influence on the overall execution time. The implementation results show up to 24% and 76% execution time reduction for a system having 2 and 16 processing cores compared to conventional LTE OFDM implemented in a single-core, respectively. We have found that a 4×4 Mesh NoC with XY deterministic routing connected to 16 processing tiles computing IFFT task is the most efficient configuration for computing LTE OFDM. This configuration is 4.12 times faster than a conventional system running on a single-core processor.
Similar content being viewed by others
References
Hsieh HC, Chen JL, Benslimane A (2018) 5G virtualized multi-access edge computing platform for IoT applications. J Netw Comput Appl 115:94–102
Younus M U, ul Islam S, Ali I, Khan S, Khan M K (2019) A survey on software defined networking enabled smart buildings: architecture, challenges and use cases. J Netw Comput Appl 137:62–77
Liu S, Huang S, Li M, Dong X, Qiu D, Yang R (2019) Novel low-complexity low-latency orthogonal frequency division multiplexing transmitter. Wuhan Univ J Nat Sci 24(1):71–78
LaSorte N, Barnes W J, Refai H H (2008) The history of orthogonal frequency division multiplexing. In: IEEE GLOBECOM 2008-2008 IEEE Global Telecommunications Conference. IEEE, pp 1–5
Ferreira M L, Barahimi A, Ferreira J C (2016) Dynamically reconfigurable LTE-compliant OFDM modulator for downlink transmission. In: 2016 Conference on Design of Circuits and Integrated Systems (DCIS). IEEE, pp 1–6
Nouri S, Hussain W, Nurmi J (2017) Evaluation of a heterogeneous multicore architecture by design and test of an OFDM receiver. IEEE Trans Parallel Distrib Syst 28(11):3171–3187
Huang J, Ruan F, Su M, Yang X, Yao S, Zhang J (2016) Analysis of orthogonal frequency division multiplexing (OFDM) technology in wireless communication process. In: 2016 10th IEEE international conference on anti-counterfeiting, security, and identification (ASID). IEEE, pp 122–125
Dali M, Guessoum A, Gibson R M, Amira A, Ramzan N (2017) Efficient FPGA implementation of high-throughput mixed radix multipath delay commutator FFT processor for MIMO-OFDM. Adv Electr Compute Eng 17(1):27–38
Kumar GG, Sahoo SK, Meher PK (2019) 50 years of FFT algorithms and applications. Circ Syst Signal Process 38(12):5665–5698
Cooley J W, Tukey J W (1965) An algorithm for the machine calculation of complex Fourier series. Math Comput 19(90):297–301
Lee J S, Sunwoo M H (2003) Design of new DSP instructions and their hardware architecture for high-speed FFT. J VLSI Signal Process Syst Signal, Image Video Technol 33(3):247–254
Gaur MS, Laxmi V, Zwolinski M, Kumar M, Gupta N et al (2015) Network-on-chip: Current issues and challenges. In: 2015 19th International Symposium on VLSI Design and Test. IEEE, pp 1–3
Bhaskar A V, Venkatesh T (2021) Performance analysis of network-on-chip in many-core processors. J Parallel Distrib Comput 147:196–208
Hao M, Karsthof L, Rust J, Demel J, Bockelmann C, Dekorsy A, Al Houry A, Mackenthun F et al (2018) FPGA-Based baseband solution for high performance industrial wireless communication. In: 2018 IEEE 23rd international conference on digital signal processing (DSP). IEEE, pp 1–5
Bruno JS, Almenar V, Valls J (2019) FPGA implementation of a 10 GS/s variable-length FFT for OFDM-based optical communication systems. Microprocess Microsyst 64:195–204
Shirbhate R, Panse T, Ralekar C (2015) Design of parallel FFT architecture using Cooley Tukey algorithm. In: 2015 International conference on communications and signal processing (ICCSP). IEEE, pp 0574–0578
Li L, Wyrwicz A M (2018) Parallel 2D FFT implementation on FPGA suitable for real-time mr image processing. Rev Sci Instrum 89(9):093,706
Mahdavi M, Edfors O, Öwall V, Liu L (2019) A low latency FFT/IFFT architecture for massive MIMO systems utilizing OFDM guard bands. IEEE Trans Circ Syst I: Reg Papers 66(7):2763–2774
Mousavi H, Amiri IS, Mostafavi M, Choon C (2019) LTE physical layer: Performance analysis and evaluation. Appl comput Inf 15(1):34–44
Zarrinkoub H (2014) Understanding LTE with MATLAB: from mathematical modeling to simulation and prototyping. Wiley
Makni M, Baklouti M, Niar S, Biglari-Abhari M, Abid M (2015) Heterogeneous multi-core architecture for a 4G communication in high-speed railway. In: 2015 10Th international design & test symposium (IDT). IEEE, pp 26–31
Monemi A, Tang JW, Palesi M, Marsono MN (2017) ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform. Microprocess Microsyst 54:60–74
Sharma M, Kumar D (2012) Wishbone bus architecture-a survey and comparison. arXiv:12051860
mor1kx (Online; accessed Nov. 2021) an OpenRISC processor IP core. http://github.com/openrisc/mor1kx
Lampret D, Chen CM, Mlinar M, Rydberg J, Ziv-Av M, Ziomkowski C, McGary G, Gardner B, Mathur R, Bolado M (2003) Openrisc 1000 architecture manual. Description of assembler mnemonics and other for OR1200
Snyder W, Wasson P, Galbi D (Online; accessed Nov. 2021) Verilator-convert Verilog code to C++/SystemC. http://www.veripool.org/wiki/verilator
MATLAB (Online; accessed Nov. 2021) HDL OFDM receiver. https://www.mathworks.com/help/wireless-hdl/ug/hdlofdmreceiver.html
Jallouli K, Mazouzi M, Ahmed A B, Monemi A, Hasnaoui S (2018) Multicore MIMO-OFDM LTE optimizing. In: 2018 International conference on internet of things, embedded systems and communications (IINTEC). IEEE, pp 166–170
Amdahl GM (1967) Validity of the single processor approach to achieving large scale computing capabilities. In: Proceedings of the April 18–20, 1967, spring joint computer conference, pp 483–485
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of interest
The authors declare no competing interests.
Additional information
Publisher’s note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Jallouli, K., Mazouzi, M., Diguet, JP. et al. MIMO-OFDM LTE system based on a parallel IFFT/FFT on NoC-based FPGA. Ann. Telecommun. 77, 689–702 (2022). https://doi.org/10.1007/s12243-021-00901-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12243-021-00901-8