Skip to main content
SpringerLink
Log in

Multithreaded processors

  • General/Article
  • Published:
Resonance Aims and scope Submit manuscript

Abstract

In this article, we describe the constraints faced by modern computer designers due to operating speed mismatch between processors and memory units and some of the solutions adopted for overcoming them. We also give simple analytical models to give a basic understanding of the strengths and weaknesses of the various methods discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Suggested Reading

  1. Gordon E Moore, Progress in Digital Integrated Electronics, JEEE International Electron Devices Meeting, 1975, Technical Digest, pp.11–13.

    Google Scholar 

  2. Wm A Wulf and Sally A McKee, Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, 23.1, 20–24, 1995.

    Article  Google Scholar 

  3. Dean M Tullsen, Susan J. Eggers and Henry M Levy, Simultaneous multithreading: Maximizing on-chip parallelism, ACM SIGARCH Computer Architecture News, Vol.23, No.2, ACM, 1995.

    Article  Google Scholar 

  4. Susan J Eggers et al., Simultaneous multithreading: A platform for nextgeneration processors, Micro, IEEE, 17, 5, 12–19, 1997.

    Article  Google Scholar 

  5. Dhruba Chandra et al., Predicting interthread cache contention on a chip multiprocessor architecture, High Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on, IEEE, 2005.

    Google Scholar 

  6. Xi E Chen and Tor M Aamodt, A first-order fine grained multithreaded throughput model, High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on IEEE, 2009.

    Google Scholar 

  7. John L Hennessy and David A Patterson, Computer architecture: a quantitative approach, Elsevier, 2012.

    Google Scholar 

  8. http://yosefk.com/blog/simd-simt-smt-parallelism-in-nvidia-gpus.html

Download references

Author information

Authors and Affiliations

  1. Barak Hostel, IIT, Guwwahati, Amingaon Guwahati, 781039, India

    Venkat Arun

Authors
  1. Venkat Arun
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Venkat Arun.

Additional information

Venkat Arun is a 3rd year BTech Computer Science student at IIT Guwahati. He is currently working on congestion control in computer networks.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Arun, V. Multithreaded processors. Reson 20, 844–855 (2015). https://doi.org/10.1007/s12045-015-0242-z

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12045-015-0242-z

Keywords

Search

Navigation