Skip to main content
Log in

Tridimensional block multiword LDPC decoding on GPUs

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

In this paper, we describe a parallel algorithm for LDPC (Low Density Parity Check codes) decoding on a GPU (Graphics Processing Unit) using CUDA (Compute Unified Device Architecture). The strategy of the kernel grid and block design is shown and the multiword decoding operation is described using tridimensional blocks. The performance (speedup) of the proposed parallel algorithm is slightly better than the performance found in the literature when this is relatively good, and shows a great improvement in those cases with previously reported moderate or bad performance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Berrou C, Glavieux A, Thitimajshima P (1993) Near Shannon limit error-correcting coding and decoding: turbo-codes. In: International conference on communications, Geneva

    Google Scholar 

  2. Falcão G, Sousa L, Silva V (2008) Massive parallel LDPC decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN symposium on principles and practice of parallel programming, Salt Lake City, UT, USA, February 20–23, pp 83–90

    Google Scholar 

  3. Falcão G, Silva V, Sousa L (2009) How GPUs can outperform ASICs for fast LDPC decoding. In: Proceedings of the 23rd international conference on supercomputing, Yorktown Heights, NY, USA, pp 390–399

    Google Scholar 

  4. Falcão G, Sousa L, Silva V, Maurinho J (2009) Parallel LDPC decoding on the Cell/B.E. processor. In: Lecture notes in computer science, vol 5409. Springer, Berlin, pp 389–403

    Google Scholar 

  5. Falcão G, Yamagiwa S, Silva V, Sousa L (2009) Parallel LDPC decoding on GPUs using a stream-based computing approach. J Comput Sci Technol 24(5):913–924

    Article  Google Scholar 

  6. Gallager RG (1963) Low density parity check codes. Ph.D. diss, MIT

  7. Kirk DB, Hwu WW (2010) Programming massively parallel processors. A hands on approach, NVidia. Morgan Kaufmann, San Mateo

    Google Scholar 

  8. Mackay DJC, Neal RM (1996) Near Shannon limit performance of low density parity check codes. Electron Lett 32(18):1645–1646

    Article  Google Scholar 

  9. Richardson T, Urbanke R (2008) Modern coding theory. Cambridge University Press, Cambridge

    Book  MATH  Google Scholar 

  10. Shannon C (1948) A mathematical theory of communication. Bell Syst Tech J 27:379–423 and 623–656

    MathSciNet  MATH  Google Scholar 

  11. Tanner R (1981) A recursive approach to low complexity codes. IEEE Trans Inf Theory 27(5):533–547

    Article  MathSciNet  MATH  Google Scholar 

  12. Wang S, Cheng S, Wu Q (2008) A parallel decoding algorithm of LDPC codes using CUDA. In: Proc asilomar conference on signals, systems and computers, Pacific Grove, CA, October

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to F. J. Martínez-Zaldívar.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Martínez-Zaldívar, F.J., Vidal-Maciá, A.M., Gonzalez, A. et al. Tridimensional block multiword LDPC decoding on GPUs. J Supercomput 58, 314–322 (2011). https://doi.org/10.1007/s11227-011-0587-3

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-011-0587-3

Keywords

Navigation