Skip to main content
SpringerLink
Log in

NAND flash memory system based on the Harvard buffer architecture for multimedia applications

  • Published:
Multimedia Tools and Applications Aims and scope Submit manuscript

Abstract

The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is particularly well suited for code storage and execute-in-place (XIP) applications, which requires high-speed random access. While NAND flash provides high density and low cost data storage, it is not applicable to XIP applications due to the page access and long access latency. To overcome these limitations, NAND flash can be exploited as code memory for XIP by using SDRAM/SRAM buffer. In order to design the code memory, we proposed a NAND flash with a dual instruction buffer. Furthermore, another enhancement was proposed for the overall system performance by applying a data buffer system to the existing NAND flash memory to reduce the number of write and erase operations; otherwise which could be the biggest bottleneck in a flash memory system. In conclusion, the proposed NAND flash buffer system based on Harvard architecture is operated as main memory as well as the lowest storage device for mobile multimedia system. According to our simulation results, write and erase operations are approximately 60 % and 68 % less than other unified buffer systems, respectively, with two times more space. In addition, the average memory access time is improved by approximately 75 % compared with other unified buffer systems.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Guthaus MR et al. (2001) MiBench: A free, commercially representative embedded benchmark suite. Proc. of the 4th Ann. IEEE Int’l Workshop Workload Characterization, pp. 3–14

  2. Hennessy JL, Patterson DA (2006) Computer architecture: a quantitative approach (4/E). Morgan Kaufmann

  3. Huang W, Chen C, Chen C, Chen C (2008) Energy-Efficient buffer architecture of flash memory. Proc. of the Multimedia and Ubiquitous Engineering, pp. 543–546

  4. Hyun S, Lee S, Ahn S, Koh K (2008) Improving the demand paging performance with NAND-type Flash Memory. Proc. of the International Conference on Computational Sciences and its Applications, pp. 157–163

  5. Igor S (2011) Flash memories. Intech, ISBN 978-953-307-272-2

  6. Jo HS, Kang JU, Pack SY (2006) FAB: flash-aware buffer management policy for portable media players. IEEE Trans Consum Electron 52(2):485–493

  7. Joo Y, Choi Y, Park C, Chung SW, Chung E, Chang N (2006) Demand paging for OneNAND Flash eXecute-in-place. Proc. of the 4th International Conference on Hardware/Software Codesign and System Synthesis, pp. 229–234

  8. Jung B, Lee J (2009) Flash memory system with spatial smart buffer for the substitution of a hard-disk. J of the Korea Soc of Comput and Inform 14(3):41–49

  9. Lee J, Park G, Kim S (2005) A new nand-type flash memory package with smart buffer system for spatial and temporal localities. J of Syst Archit 51(2):111–123

  10. Mediabench, Available from: <http://euler.slu.edu/~fritts/mediabench>

  11. Park C, Seo J, Bae S, Kim H, Kim S, Kim B (2003) A low-cost memory architecture with NAND XIP for mobile embedded systems. Proc of the 1st CODES-ISSS:138–143

  12. Park J, Park S, Weems CC, Kim S (2011) A hybrid flash translation layer for SLC-MLC flash memory based multibank solid state disk. Microprocess Microsyst 35(1):48–59

  13. Poovey JA (2009) A benchmark characterization of the EEMBC benchmark suite. IEEE Micro 29(5):18–29

  14. Przybylski S (1990) The performance impact of block sizes and fetch strategies. Proc. of the 17th Annual International Symposium on Computer Architecture, pp. 160–169

  15. Samsung Elec. (2010) NAND flash memory & smart media data book

  16. Sanchez FJ, Gonzalez A, Valeo M (1997) Static locality analysis for cache management. Proc. international conference on parallel architectures and compilation techniques, pp. 261– 271

  17. Santarini M (2005) NAND versus NOR., available from: < http://www.edn.com/contents/images/6262540.pdf>

  18. SimpleScalar LLC, SimpleScalar 3.0, Available from: <http://www.simplescalar.com>

  19. Toshiba (2009) NAND vs. NOR flash memory technology overview, available from: < http://umcs.maine.edu/~cmeadow/courses/cos335/Toshiba%20NAND_vs_NOR_Flash_Memory_Technology_Overviewt.pdf>

Download references

Acknowledgments

Funding for this paper was provided by Namseoul University.

Author information

Authors and Affiliations

  1. Department of Computer Science, Namseoul University, 91 Daehak-ro, Seongwhaneub, Seobuk-gu, Cheonan, Chungnam, South Korea

    Cheong Ghil Kim

  2. Department of Convergence Security, Kyonggi University, Iui-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-760, South Korea

    Kuinam J. Kim

  3. ERI, Control and Instrument Engineering, GyeongSang National University, 501 Jinju-Daero, Jinju, Gyeongnam, 660-701, South Korea

    JungHoon Lee

Authors
  1. Cheong Ghil Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kuinam J. Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. JungHoon Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to JungHoon Lee.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kim, C.G., Kim, K.J. & Lee, J. NAND flash memory system based on the Harvard buffer architecture for multimedia applications. Multimed Tools Appl 74, 6287–6302 (2015). https://doi.org/10.1007/s11042-014-2122-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11042-014-2122-z

Keywords

Search

Navigation