Skip to main content
Log in

Memory characteristics of Al2O3/LaAlO3/SiO2 multilayer structures with tunnel oxide thickness variation

  • Published:
Journal of Materials Science Aims and scope Submit manuscript

Abstract

Charge trap flash (CTF) memory devices are candidates to replace NAND flash devices. In this study, Pt/Al2O3/LaAlO3/SiO2/Si multilayer structures with lanthanum aluminate charge traps were fabricated for nonvolatile memory device applications. An aluminum oxide film was used as a blocking oxide for low power consumption in the program/erase operation and to minimize charge transport through the blocking oxide layer. The thickness of SiO2 as tunnel oxide layer was varied from 30 to 50 Å. Thicknesses of oxide layers were confirmed by high resolution transmission electron microscopy (HRTEM) and all the samples showed amorphous structure. From the CV measurement, a maximum memory window of 3.4 V was observed when tunnel oxide thickness was 40 Å. In the cycling test for reliability, the 30 Å tunnel oxide sample showed a relatively large memory window reduction by repeated program/erase operations due to the high electric field of ~10 MV/cm through tunnel oxide. The other samples showed less than 10% loss of memory window during 104 cycles.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  1. Kim KN, Lee SY (2007) Microelectron Eng 84:1976

    Article  Google Scholar 

  2. Burr GW, Kurdi BN, Scott JC, Lam CH, Gopalakrishnan K, Shenoy RS (2008) IBM J Res Dev 52:449

    Article  Google Scholar 

  3. White MH, Adams DA, Bu J (2000) IEEE Circuits Device 16(4):22

    Article  Google Scholar 

  4. Felix JA, Schwank JR, Fleetwood DM, Shaneyfelt MR, Gusev EP (2004) Microelectron Reliab 44:563

    Article  Google Scholar 

  5. Pan TM, Yu TY (2008) Appl Phys Lett 92:112906

    Article  ADS  Google Scholar 

  6. Tan YN, Chim WK, Cho BJ, Choi WK (2004) IEEE Trans Electron Devices 51(7):1143

    Article  ADS  Google Scholar 

  7. Xiong K, Robertson J, Clark SJ (2006) Appl Phys Lett 89:022907

    Article  ADS  Google Scholar 

  8. Jeon S, Han JH, Lee JH, Choi S, Hwang H, Kim C (2005) IEEE Trans Electron Devices 52(12):2654

    Article  ADS  Google Scholar 

  9. Alvarado SF, Mattina FL, Bednorz JG (2007) Appl Phys A 89(1):85

    Article  Google Scholar 

  10. Kang JM, Keem KH, Jeong DY, Park MY, Whang DM, Kim SS (2008) J Mater Sci 43(10):3424. doi:10.1007/s10853-007-2310-6

    Article  ADS  Google Scholar 

  11. International Technology Roadmap for Semiconductors, 2007 Edition

  12. Sandhya C, Oak AB, Chattar N, Joshi AS, Ganguly U, Olsen C, Seutter SM, Date L, Hung R, Vasi J, Mahapatra S (2009) IEEE Trans Electron Devices 56(12):3123

    Article  ADS  Google Scholar 

Download references

Acknowledgement

This work was supported by the Korea Research Foundation Grant funded by the Korean Government (KRF-2008-313-D00448).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Doo-Jin Choi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Cha, SY., Kim, HJ. & Choi, DJ. Memory characteristics of Al2O3/LaAlO3/SiO2 multilayer structures with tunnel oxide thickness variation. J Mater Sci 45, 5223–5227 (2010). https://doi.org/10.1007/s10853-010-4562-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10853-010-4562-9

Keywords

Navigation