Skip to main content
SpringerLink
Log in

Synthesis of reversible PLA using products sharing

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

Reversible logic is a computing design, where the ideal implementation would produce zero entropy gain. This unique feature causes prominent use of reversible computing. At the same time, more integration capability and regular structure for synthesizing large number of logic functions made programmable devices enthusiastic to use. In this paper, we propose design algorithm of one of the programmable logic devices, Programmable Logic Array (PLA) with a newly designed low cost 3 \(\times \) 3 reversible Tara Babu (TB) gate, which can realize multi-output Exclusive-OR Sum of Product (ESOP) functions. In addition, we present a heuristic algorithm to sort and realize the product terms of ESOP functions in order to share the internal sub-products to reduce the number of gates in the proposed circuit. Proposed algorithms make the design more efficient with improvement 9.83 % in number of gates, 21.3 % in garbage outputs count and 14.75 % quantum cost parameters than the existing techniques averagely. Moreover, the area and power consumption of the proposed PLA are shown. Performance is also analyzed by using MCNC benchmark functions.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183–191 (1961)

    Article  MathSciNet  MATH  Google Scholar 

  2. Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973)

    Article  MathSciNet  MATH  Google Scholar 

  3. Schrom, G., Selberherr, S.: Ultra-low-power cmos technology. In: Semiconductor Conference, Romania (2002)

  4. Knill, E., Laamme, R., Milburn, G.J.: A scheme for eficient quantum computation with linear optics. Nature 409, 46–52 (2001)

    Article  Google Scholar 

  5. Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2010)

    Book  MATH  Google Scholar 

  6. Merkle, R.C.: Two types of mechanical reversible logic. Nanotechnology 4(2), 114–131 (1993)

  7. Fleisher, H., Maissel, L.I.: An introduction to array logic. IBM J. Res. Dev. 19(2), 98–109 (1975)

    Article  Google Scholar 

  8. Sasao, T.: Exmin2: A simplification algorithm for exclusive-or-sum-of-products expressions for multiple-valued input two-valued output functions. IEEE Trans Comput Aided Des Integr Circuits Syst 12(5), 621–632 (1993)

  9. Mishchenko, A., Perkowski, M.: Logic synthesis of reversible wave cascades. In: International Workshop on Logic Synthesis, pp. 197–202 (2002)

  10. Perkowski, M., Kerntof, A.B.P., et al.: Regularity and symmetry as a base of efficient realization of reversible logic circuits. In: International Workshop on Logic, Synthesis, pp. 245–252 (2001)

  11. Maslov, D., Dueck, G.: Reversible cascades with minimal garbage. IEEE Trans. CAD 23(11), 1497–1509 (2004)

    Article  Google Scholar 

  12. Chowdhury, A.R., Nazmul, R., Babu, H.M.H.: A new approach to synthesize multiple-output functions using reversible programmable logic arrays. IEEE 19rd International Conference on VLSI Design, pp. 311–316. Hyderabad (2006)

  13. Rahman, R., Jamal, L., Babu, H.M.H.: Design of reversible fault tolerant programmable logic arrays with vector orientation. Int. J. Inf. Commun. Technol. Res. 337–342 (2011)

  14. Mitra, S.K., Jamal, L., Kaneko, Mineo, Babu, H.M.H.: Design and minimization of reversible programmable logic arrays. Proceedings of Symposium on VLSI, GLSVLSI ’12, NY, pp. 215–220 (2012)

  15. CMOS 45 nm Open Cell Library, http://www.si2.org/openeda.si2.org/projects/nangatelib (Last visited April 2015)

  16. DSCH2: Microwind and dsch information page, Available at, http://www.microwind.org. (Last visited April, 2015)

Download references

Acknowledgments

We would like to thank the ministry of ICT of Government of the People’s Republic of Bangladesh for the innovation fund of research.

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, University of Dhaka, Dhaka, Bangladesh

    Nazma Tara & Hafiz Md. Hasan Babu

Authors
  1. Nazma Tara
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hafiz Md. Hasan Babu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hafiz Md. Hasan Babu.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Tara, N., Babu, H.M.H. Synthesis of reversible PLA using products sharing. J Comput Electron 15, 420–428 (2016). https://doi.org/10.1007/s10825-015-0762-5

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-015-0762-5

Keywords

Search

Navigation