Skip to main content
SpringerLink
Log in

Performance evaluation of a lateral trench-gate power MOSFET on InGaAs

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

In this paper, an integrable lateral trench-gate metal-oxide-semiconductor (LTGMOS), a power MOSFET on In0.53Ga0.47As is presented. The device consists of two separate trenches built in the drift region in which two gates are placed on both sides of the P-body region. The trench-gate structure not only enhances the drain current due to parallel conduction of two channels but also causes the reduced-surface-field effect in the device resulting significant improvement in the device performance. Two-dimensional numerical simulations have been performed to analyse and compare the performance of the proposed device with that of the conventional lateral MOSFET. The LTGMOS provides 2.3 times higher output current, 29 % decrease in threshold voltage, 42 % reduction in on-resistance, 47 % improvement in peak transconductance, two times higher breakdown voltage, and 5.8 times improvement in the figure-of-merit over the conventional device for the same cell pitch.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Ellinger, F.: Transistors and technologies. In: Ellinger, F. (ed.) Radio Frequency Integrated Circuits and Technologies, pp. 113–194. Springer, Berlin Heidelberg (2008)

    Chapter  Google Scholar 

  2. Schwierz, F., Liou, J.J.: RF transistors: recent developments and roadmap toward terahertz applications. Solid-State Electron. 51, 1079–1091 (2007)

    Article  Google Scholar 

  3. Luo, X., Lei, T.F., Wang, Y.G., Yao, G.L., Jiang, Y.H., Zhou, K., Wang, P., Zhang, Z.Y., Fan, J., Wang, Q., Ge, B.Z.R., Li, Z., Udrea, F.: Low on-resistance SOI dual-trench-gate MOSFET. IEEE Trans. Electron Devices 59, 504–509 (2012)

    Article  Google Scholar 

  4. Fujishima, N., Sugi, A., Kajiwara, S., Matsubara, K., Nagayasu, Y., Salama, C.A.T.: A high-density low on-resistance trench lateral power MOSFET with a trench bottom source contact. IEEE Trans. Electron Devices 49, 1462–1468 (2002)

    Article  Google Scholar 

  5. Cortes, I., Fernandez-Martinez, P., Flores, D., Hidalgo, S., Rebollo, J.: The thin SOI TGLDMOS transistor: a suitable power structure for low voltage applications. Semicond. Sci. Technol. 22, 1183–1188 (2007)

    Article  Google Scholar 

  6. Varadarajan, K., Sinkar, A., Chow, T.: Novel integrable 80 V silicon lateral trench power MOSFETs for high frequency DC-DC converters. In: Power Electronics Specialists Conference, pp. 1013–1017 (2007)

    Google Scholar 

  7. Singh, Y., Punetha, M.: A lateral trench dual gate power MOSFET on thin SOI for improved performance. J. Solid State Sci. Technol. 2(7), Q113–Q117 (2013)

    Article  Google Scholar 

  8. Hong, M., Kwo, J., Lin, T.D., Huang, M.L., Lee, W.C., Chang, P.: InGaAs, Ge, and GaN metal-oxide-semiconductor devices with high-k dielectrics for science and technology beyond Si CMOS. In: Oktyabrsky, S., Ye, P. (eds.) Fundamentals of III-V Semiconductor MOSFETs, pp. 251–284. Springer, New York (2010)

    Chapter  Google Scholar 

  9. Narayanan, S., Sachs, C., Fischetti, M.: Study of performance and leakage currents in nanometer-scale bulk, SOI and double-gate MOSFETs. J. Comput. Electron. 7(1), 24–27 (2008)

    Article  Google Scholar 

  10. Egard, M., Ohlsson, L., Arlelid, M., Persson, K.M., Borg, B.M., Lenrick, F., Wallenberg, R., Lind, E., Wernersson, L.-E.: High-frequency performance of self-aligned gate-last surface channel in 0.53 GaAs MOSFET. IEEE Electron Device Lett. 33, 369–371 (2012)

    Article  Google Scholar 

  11. Sarwar, A.T.M.G., Siddiqui, M.R., Satter, M.M., Haque, A.: On the enhancement of the drain current in indium-rich InGaAs surface-channel MOSFETs. IEEE Trans. Electron Devices 59, 1653–1660 (2012)

    Article  Google Scholar 

  12. Steighner, J.B., Yuan, J.S., Liu, Y.: Simulation and analysis of InGaAs power MOSFET performances and reliability. IEEE Trans. Electron Devices 58, 180–189 (2011)

    Article  Google Scholar 

  13. Kumar, M.J., Bansal, A.: Improving the breakdown voltage, ON-resistance and gate-charge of InGaAs LDMOS power transistors. Semicond. Sci. Technol. 27 (2012). doi:10.1088/0268-1242/27/10/105030

  14. ATLAS user’s manual: Device Simulation Software. Silvaco Int., Santa Clara (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics & Communication Engineering, G. B. Pant Engineering College, Pauri Garhwal, Uttarakhand, 246 194, India

    Yashvir Singh & Manoj Singh Adhikari

Authors
  1. Yashvir Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Manoj Singh Adhikari
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yashvir Singh.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Singh, Y., Adhikari, M.S. Performance evaluation of a lateral trench-gate power MOSFET on InGaAs. J Comput Electron 13, 155–160 (2014). https://doi.org/10.1007/s10825-013-0493-4

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-013-0493-4

Keywords

Search

Navigation