Skip to main content
SpringerLink
Log in

Optimization of a logic circuit implementing a Moore automaton in CPLD basis

  • New Means of Cybernetics, Informatics, Computer Engineering, and System Analysis
  • Published:
Cybernetics and Systems Analysis Aims and scope

A method is proposed for optimization of hardware expenditures for the implementation of Moore automatons (Moore FSMs) in CPLDs. The method lies in using several sources of codes of classes of pseudo-equivalent states, which is possible owing to a wide fan-in of PAL macrocells. The proposed method generates five new circuit models of a Moore automaton. A method of synthesis of a model with three sources of codes is proposed, and an example of its application is presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. S. Baranov, Logic Synthesis for Control Automata, Kluwer, N.Y. (1994).

    MATH  Google Scholar 

  2. A. A. Barkalov, “Principles of logic optimization for a Moore microprogrammed automaton,” Cybernetics and Systems Analysis, No. 1, 54–60 (1998).

  3. R. I. Grushnitskii, A. Kh. Mursaev, and E. P. Ugryumov, Design of Systems on the Basis of PLDs [in Russian], BHV, St. Petersburg (2002).

    Google Scholar 

  4. V. V. Solov’ev, Design of Digital Systems on the Basis of Programmable Logic Integrated Circuits [in Russian], Goryachaya Liniya-TELEKOM, Moscow (2001).

    Google Scholar 

  5. Cypress Semiconductor, http://www.cypress.com.

  6. A. A. Barkalov and S. A. Tsololo, “Optimization of a circuit implementing a Moore automaton in a system on a chip,” Radioelektronika i Informatika, No. 1, 35–39 (2007).

  7. A. A. Barkalov and S. A. Tsololo, “Optimization of the number of PAL macrocells in a circuit implementing a Moore automaton,” USiM, No. 2, 54–59 (2008).

  8. G. DeMicheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill (1994).

  9. Xilinx, http://www.xilinx.com.

Download references

Author information

Authors and Affiliations

  1. Donetsk National Technical University, Donetsk, Ukraine

    A. A. Barkalov

  2. Kharkov University of Radio Electronics, Kharkov, Ukraine

    L. A. Titarenko

  3. Donetsk National Technical University, Donetsk, Ukraine

    S. A. Tsololo

Authors
  1. A. A. Barkalov
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. L. A. Titarenko
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. S. A. Tsololo
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to A. A. Barkalov.

Additional information

Translated from Kibernetika i Sistemnyi Analiz, No. 5, pp. 180–186, September–October 2009.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Barkalov, A.A., Titarenko, L.A. & Tsololo, S.A. Optimization of a logic circuit implementing a Moore automaton in CPLD basis. Cybern Syst Anal 45, 835–841 (2009). https://doi.org/10.1007/s10559-009-9141-1

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10559-009-9141-1

Keywords

Search

Navigation