Abstract
A novel square root circuit using floating gate MOS (FGMOS) transistors operating in the saturation region is presented. FGMOS transistors are being utilized in a number of new and exciting analog applications. These devices are available in standard CMOS technology because they are being widely used in digital circuits. FGMOS structures are also known as multi-input MOS and their multi input advantages make it simpler to realize an arithmetic signal processing circuit. Thus floating gate devices are now finding wider applications by analog researchers. The FGMOS drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only four FGMOS transistors in proposed square-root circuit. The main feature of this remarkably simple square root circuit is to reduce the errors generated by the second order effects in the current mode circuits employing translinear loop.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Rodriguez-Villegas, E. (2006). Low power and low voltage circuit design with the FGMOS transistor. London, United Kingdom: The Institution of Engineering and Technology.
Keleş, S., & Kuntman, H. (2011). Four quadrant FGMOS analog multiplier. TJEECS: Turkish Journal of Electrical Engineering and Computer Sciences, 19(2), 291–301.
Menekay, S., Tarcan, R. C., & Kuntman, H. (2009). Novel high-precision current-mode circuits based on the MOS-translinear principle. International Journal of Electronics and Communications, 63, 992–997.
Tavassoli, M., Khoei, A., & Hadidi, K. (2011). High-precision MOS-trans-linear loop-based squarer/divider circuit free from mobility reduction. In 19th Iranian conference on electrical engineering (ICEE) (pp. 1–5).
Seevinck, E., & Wiegerink, R. J. (1991). Generalized translinear circuit principle. IEEE Journal Solid-State Circuits, 26, 1098–1102.
Psychalinos, C., & Vlassis, S. (2002). A high performance square-root domain integrator. Analog Integrated Circuits Signal Process, 32, 97–101.
Fouad, K. O. M., & Soliman, A. M. (2005). Square root domain differentiator. IEE Proceedings Circuits Devices System, 152, 723–728.
Menekay, S., Tarcan, R. C., & Kuntman, H. (2007). Second-order low-pass filter with a novel higher precision square-root circuit. Istanbul University Journal of Electrical and Electronics, 7, 323–729.
Ragheb, T. S. A., & Soliman, A. M. (2006). New square root domain oscillators. Analog Integrated Circuits Signal Process, 47, 165–168.
Menekay, S., Tarcan, R. C., & Kuntman, H. (2007). Novel high-precision current-mode multiplier/divider. In International conference on electrical and electronics engineering (pp. 5–9).
Lopez-Martin, A. J., & Carlosena, A. (2001). A current-mode cmos rms–dc converter for very low-voltage applications. IEEE International Conference on Electronics, Circuits and Systems, 1, 425–428.
Wiegerink, R. J. (1993). Analysis and synthesis of MOS translinear circuits. Dordrecht: Kluwer Academic Publishers.
Pathak, J. K., Singh, A. K., & Senani, R. (2014). New squaring and square-rooting circuits using cdba. American Journal of Electrical and Electronic Engineering, 2(6), 175–179.
Sakul, C. (2008). A CMOS square-rooting circuits. In The 23rd international technical conference on circuits/systems, computers and communications (ITC-CSCC 2008) (pp. 537–540).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Keleş, S., Keleş, F. & Kuntman, H.H. Square root circuit using FGMOS translinear principle. Analog Integr Circ Sig Process 98, 101–107 (2019). https://doi.org/10.1007/s10470-018-1158-9
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-018-1158-9