Skip to main content
SpringerLink
Log in

Template coding with LDS and applications of LDS in EDA

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents the layout description script (LDS), which is a domain specific language intended to code layout templates to be used for layout-aware circuit synthesis. LDS supports both sequential and constraint programming and is suitable for both manual coding and automatic code generation. LDS is compared with previous approaches related to layout description. Code samples are given for alignment, abutment, symmetry, and similar constraints. Also, implementation of the LDS compiler is discussed and a methodology for handling complex constraints is presented. Due to its support for constraint programming, it is possible to constrain topological representations and even combine them. It is also possible to combine and constrain placement and routing in an LDS template. Finally, a capture tool has been implemented. This tool is designed to extract a template from an expert-drawn layout. Capture converts a data structure extracted through a guided user interface into a template. This tool highlights the compatibility of LDS with electronic design automation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19

Similar content being viewed by others

References

  1. Rutenbar, R. (2010). Analog layout synthesis: What’s missing?. International symposium on physical design.

  2. Rijmenants, J., Litsios, J. B., Schwarz, T. R., & Degrauwe, M. G. R. (1989). ILAC: An automated layout tool for analog CMOS circuits. IEEE Journal of Solid State Circuits, 24(2), 417–425.

    Article  Google Scholar 

  3. Cohn, J., Garrod, D., Rutenbar, R., & Carley, L. R. (1994). Analog device-level layout generation. Norwell, MA: Kluwer.

    Book  Google Scholar 

  4. Lampaert, K., Gielen, G., & Sansen, W. M. (1995). A performance-driven placement tool for analog integrated circuits. IEEE Journal of Solid-State Circuits, 30(7), 773–780.

    Article  Google Scholar 

  5. Malavasi, E., Charbon, E., Felt, E., & Sangiovanni-Vincentelli, A. (1996). Automation of IC layout with analog constraints. IEEE Transactions on Computer-Aided Design, 15(8), 923–942.

    Article  Google Scholar 

  6. Tang, H., Zhang, H., & Doboli, A. (2003). Layout-aware analog system synthesis based on symbolic layout description and combined block parameter exploration, placement and global routing. In Proceedings of IEEE computer society annual symposium (pp. 266–271).

  7. Habal, H., & Graeb, H. (2011). Constraint-based layout-driven sizing of analog circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(8), 1089–1102.

    Article  Google Scholar 

  8. Martin, R., Lourenço, N., & Horta, N. (2012). LAYGEN-II: Automatic analog IC layout generator based on template approach. In Proceedings of genetic and evolutionary computation conference (pp. 1127–1134).

  9. Agarwal, A., Sampath, H., Yelamanchili, V., & Vemuri, R. (2004). Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits. In Proceedings of design automation conference (pp. 145–150).

  10. Onedera, H., Kanbara, H., & Tamaru, K. (1990). Operational amplifier compilation with performance optimization. IEEE Journal of Solid-State Circuits, 25(2), 466–473.

    Article  Google Scholar 

  11. Dessouky, M., & Louerat, M. (2000). A layout approach for electrical and physical design integration of high-performance analog circuits. In Proceedings of IEEE international symposium on quality electronic design (pp. 291–298).

  12. Vancorenland, P., Van der Plas G., Steyaert, M., Gielen, G., & Sansen, W. (2001). A layout-aware synthesis methodology for RF circuits. In Proceedings of international conference on computer aided design (pp. 358–362).

  13. Ranjan, M., Verhaegen, W., Agarwal, A., Sampath, H., Vemuri, R., & Gielen, G. (2004). Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models. In Proceedings of the conference on design, automation and test in Europe (pp. 604–609).

  14. Castro-Lopez, R., Guerra, O., Roca, E., & Fernandez, F. V. (2008). An integrated layout synthesis approach for analog ICs. IEEE Transactions on Computer-Aided Design, 27(7), 1179–1189.

    Article  Google Scholar 

  15. Unutulmaz, A., Dundar, G., & Fernandez, F. V. (2011). LDS-A description script for layout templates. In Proceedings of european conference on circuit theory and design (pp. 857–860).

  16. Unutulmaz, A., Dundar, G., & Fernandez, F. V. (2011). A template router. In Proceedings of european conference on circuit theory and design (pp. 334–337).

  17. Unutulmaz, A., Dundar, G., & Fernandez, F. V. (2012). LDS based tools to ease template construction. In Proceedings of international conference on synthesis, modeling, analysis and simulation methods and applications to circuit design (pp. 61–64).

  18. Unutulmaz, A., Dundar, G., & Fernandez, F. V. (2013). Area optimization on fixed analog floorplans using convex area functions. In Proceedings of the conference on design, automation and test in europe (pp. 1843–1848).

  19. Young, E. F. Y., Chu, C. C. N., & Ho, M. L. (2004). Placement constraints in floorplan design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(7), 735–745.

    Article  Google Scholar 

  20. Rubin, S. M. (1994). Computer aids for VLSI design—Appendix B. Resource document. Accessed January 27, 2013, from http://www.rulabinsky.com/cavd/text/chapb.html.

  21. Rubin, S. M. (1994). Computer aids for VLSI design—Appendix C. Resource document. Accessed January 27, 2013, from http://www.rulabinsky.com/cavd/text/chapc.html.

  22. Otten, R. H. (1982). Automatic floorplan design. In Proceedings of design automation conference (pp. 261–267).

  23. Murata, H., Fujiyoshi, K., Nakatake, S., & Kajitani, Y. (1996). VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 15(12), 1518–1524.

    Article  Google Scholar 

  24. Chang, Y. C., Chang, Y. W., Wu, G. M., & Wu, S. W. (2000). B*-Trees: A new representation for non-slicing floorplans. In Proceedings of design automation conference (pp. 458–463).

  25. Wood G., & Law, H.-F. S. (1986). SKILL—An interactive procedural design environment. In Proceedings of custom integrated circuits conference (pp. 544–547).

  26. Pilgrim, M. (2004). Dive into Python. Resource document. Accessed January 27, 2013, from http://www.diveintopython.net/.

  27. Badaoui, R. F., Sampath, H., Agarwal, A., & Vemuri, R. (2004). A high level language for pre-layout extraction in parasite-aware analog circuit synthesis. In Proceedings of great lakes symposium on VLSI (pp. 271–276).

  28. Wolf, M., Kleine, U., & Schulze, J. (1998). New description language and graphical user interface for module generation in analog layouts. In Proceedings of circuits and systems symposium (pp. 290–293).

  29. Owen, B. R., Duncan, R., Jantzi, S., Ouslis, C., Rezania, S., & Martin, K. (1995). BALLISTIC: An analog layout language. In Proceedings of IEEE custom integrated circuits conference (pp. 41–44).

  30. Croes, K., De Man, H. J., & Six, P. (1988). CAMELEON: A process-tolerant symbolic layout system. IEEE Journal of Solid-State Circuits, 23(3), 705–713.

    Article  Google Scholar 

  31. Cory, W. E. (1985). Layla: A VLSI layout language. In Proceedings of design automation conference (pp. 245–251).

  32. Oster, G. M., & Kusalik, A. J. (1998). Icola—incremental constraint-based graphics for visualization. Constraints, 3(1), 33–59.

    Article  MATH  Google Scholar 

  33. Roach, J. A. (1984). The rectangle placement language. In Proceedings of design automation conference (pp. 405–411).

  34. Lipton, R. J., North, S. C., Valdes, J., Vijayan, G., & Sedgewick, R. (1982). ALI: A procedural language to describe VLSI layouts. In Proceedings of design automation conference (pp. 467–474).

  35. Graeb, H. E. (Ed.) (2011). Analog layout synthesis: A survey of topological approaches. New York: Springer.

    Google Scholar 

Download references

Acknowledgements

This research work has been supported by both the 112E005 Project, funded by the Turkish Scientific and Technical Research Council (TUBITAK) and the TEC2010-14825 Project, funded by the Spanish Ministry of Economy and Competitiveness (with support from the European Regional Development Fund).

Author information

Authors and Affiliations

  1. Department of Electrical and Electronics Engineering, Boğaziçi University, İstanbul, Türkiye

    Ahmet Unutulmaz & Günhan Dündar

  2. IMSE, CSIC and University of Seville, Seville, Spain

    Francisco V. Fernández

Authors
  1. Ahmet Unutulmaz
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Günhan Dündar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Francisco V. Fernández
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ahmet Unutulmaz.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Unutulmaz, A., Dündar, G. & Fernández, F.V. Template coding with LDS and applications of LDS in EDA. Analog Integr Circ Sig Process 78, 137–151 (2014). https://doi.org/10.1007/s10470-013-0213-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-013-0213-9

Keywords

Search

Navigation