Abstract
An oversampled digital-to-analog converter (DAC) with a 100-dB A-weighted dynamic range is presented. It uses a switched-capacitor (SC) array to transfer the sampled charges directly into the headphone driver. The overall DAC gain is precisely controlled by a novel reference stage. A new dynamic element matching algorithm, based on split-set data-weighted averaging (SDWA), is used to improve the dynamic range and to reduce the nonlinearity caused by mismatches in the multibit DAC.
Similar content being viewed by others
References
Fujimori, I., Nogi, A., & Sugimoto, T. (2000). A multibit delta-sigma audio DAC with 120dB dynamic range. IEEE Journal of Solid-State Circuits, 35(8), 1066–1073.
Gong, X., Gaalass, E., Alexander, M., Hester, D., Walburger, E., & Bian, J. (2000). A 120 dB multi-bit SC audio DAC with second-order noise shaping, IEEE Int. Solid-State Circuit Conference, Digest of Technical Papers, pp. 344–345. .
Colonna, V. (2005). A 0.22-mm2 7.25-mW per-channel audio stereo-DAC with 97-dB DR and 39-dB SNRout. IEEE Journal of Solid-State Circuits, 40(7), 1491–1498. .
Schreier, R., & Temes G. C. (2005). Understanding delta-sigma data converters, IEEE Press.
Wang, R., & Temes, G. C. (2006). Split-set data weighted averaging, IEE Electronics Letters, 42(4), 248–249.
Schreier, R. (2004) The delta-sigma toolbox version 7.1, Matlab code and documentation.
Acknowledgements
This project was funded by Samsung Electronics. The authors are grateful to Dr. J. Steensgaard for useful discussions.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Wang, R., Kim, SH., Lee, SH. et al. A 100-dB gain-corrected delta-sigma audio DAC with headphone driver. Analog Integr Circ Sig Process 51, 27–31 (2007). https://doi.org/10.1007/s10470-007-9033-0
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-007-9033-0