Skip to main content

Advertisement

Log in

Cycle-Accurate Energy Measurement and Characterization of FPGAs

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Field Programmable Gate Arrays (FPGAs) play many important roles, ranging from small glue logic replacement to System-on-Chip (SoC) designs. Nevertheless, FPGA vendors cannot accurately specify the power consumption of their products on device data sheets because the power consumption of FPGAs is strongly dependent on the target circuit, including resource utilization, logic partitioning, mapping, placement and routing. Although major CAD tools have started to report average power consumption under given transition activities, power-efficient FPGA design demands more detailed information about power consumption. In this paper, we introduce an in-house cycle-accurate FPGA energy measurement tool and energy characterization schemes spanning low-level to high-level design. This tool offers all the capabilities necessary to investigate the energy consumption of FPGAs for operation-based energy characterization, which is applicable to high-level and system-wide energy estimation. It also includes features for low-level energy characterization. We compare our tool with Xilinx XPower and demonstrate the state-machine-based energy characterization of an SDRAM controller.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. S. Wenande and R. Chidester, “Xilinx takes power analysis to new levels with XPower.” Xcell Journal Online, vol. 41, pp. 26–27, 2001.

    Google Scholar 

  2. E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R.K. Brayton, and A. Sangiovanni, “Sequential circuit design using synthesis and optimization.” in Proceedings of the IEEE International Conference on Computer Design, 1992, pp. 328–333.

  3. B. Lin and H.D. Man, “Low-power driven technology mapping under timing constraints.” in IEEE International Conference on Computer Design, Oct. 1993, pp. 421–427.

  4. C.-S. Chen, T. Hwang, and C.L. Liu, “Low power FPGA design—A re-engineering approach.” in Proceeding of DAC 1997, June 1997, pp. 656–661.

  5. V. George, H. Zhang, and J. Rabaey, “The design of a low energy FPGA.” in Proceedings of International Symposium on Low Power Electronics and Design, Aug. 1999, pp. 188–193.

  6. Altera Corporation, “Power consumption comparison: APEX 20K vs. Virtex devices.” Altera Technical Brief, no. 57, Oct. 1999.

  7. G.C. Cardarilli, A.D. Re, A. Nannarelli, and M. Re, “Power characterization of digital filters implemented on FPGA.” in Proceedings of the International Symposium on Circuit and System, vol. 5, 2002, pp. 801–804.

    Google Scholar 

  8. J. Rius, A. Peidro, S. Manich, R. Rodriguez, and E. Boemo, “Measuring power and energy of CMOS circuit: A comparative analysis.” in Proceedings of XVIII Conference of Design of Circuits and Integrated Systems, Feb. 2003, pp. 89–94.

  9. T. Osmulski, J.T. Mudhring, B. Veale, J. M. West, H. Li, S. Vanichayobon, S.-H. Ko, J.K. Antonio, and S.K. Dhall, “A probabilistic power prediction tool for the Xilinx 4000-series FPGA.” in Proceedings of the 5th International Workshop on Embedded/Distributed HPC Systems and Applications, May 2000, pp. 776–783.

  10. E. A. Kusse, “Analysis and circuit design for low power programmable logic modules.” in Master’s thesis, Dept. of Electrical Engineering and Computer Science, University of California at Berkeley, 1998.

  11. B. Kumthekar, L.M. ii, and F. Somenzi, “Power optimization of FPGA-based designs without rewiring.” in Proceedings of IEE Computers and Digital Techniques, vol. 147, 2000, pp. 167–174.

    Google Scholar 

  12. L. Shang and N.K. Jha, “High-level power modeling of CPLDs and FPGAs.” in Proceedings of the IEEE International Conference on Computer Design, Sep. 2001, pp. 45–51.

  13. L. Shang, A.S. Kaviani, and K. Bathala, “Dynamic power consumption in VirtexTM-II FPGA family.” in Proceeding of the 2002 ACM/SIGDA 10th International Symposium on Field Programmable Gate Arrays, Feb. 2002, pp. 157–164.

  14. Actel Corporation, “Power conscious design with proasic.” Application Note, October 2000.

  15. Altera Corporation, “Evaluation power for Altera devices.” Altera Application Note, July 2001.

  16. N. Chang, K. Kim, and H.G. Lee, “Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI.” IEEE Transactions on VLSI Systems, vol. 10, pp. 146–154, 2002.

    Google Scholar 

  17. Fairchild Semiconductor, “FDS9926A, Dual N-Channel 2.5V Specified PowerTrench® MOSFET.” Data Sheets, July 2003.

  18. A.P. Chandrakasan, M. Potkonnjak, R. Mehra, J. Rabaey, and R.W. Brodersen, “Optimizing power using transformation.” IEEE Transactions on CAD/ICAS, vol. 14, pp. 13–31, 1995.

    Google Scholar 

  19. M.J. Alexander, “Power optimization for FPGA look-up tables.” in Proceedings of International Symposium on Physical Design, 1997, pp. 156–162.

  20. K. Roy, “Power-dissipation driven FPGA place and route under timing constraints.” IEEE Transaction on Circuits and Systems, vol. 46, no. 5, pp. 634–637, 1999.

    Google Scholar 

  21. Y. Joo, Y.S. Choi, H. Shim, H.G. Lee, K. Kim, and N. Chang, “Energy exploration and reduction of SDRAM memory systems.” in Proceeding of Design Automaton Conference, June 2002, pp. 892–897.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Naehyuck Chang.

Additional information

The RIACT at Seoul National University provide research facilities for this study. This work was partly supported by the Brain Korea 21 Project.

Hyung Gyu Lee received the B.S. degree in Dept. of Computer Engineering from DongGuk University, in 1999, M.S. degree in School of Computer Science and Engineering from Seoul National University, Seoul, Korea, in 2001, and is currently working toward the Ph.D. degree at Seoul National University. His research interests include device-level energy measurement and characterization, system-level low power design and low-power FPGA design.

KyungSoo Lee is a M.S. student at the School of Computer Science and Engineering, Seoul National University. He received the B.S. degree in the School of Computer Science and Engineering from Seoul National University, Seoul, Korea, in 2004. He is currently working on low-power systems and embedded systems for his M.S. degree.

Yongseok Choi received the B.S. and M.S. degree in the School of Computer Science and Engineering from Seoul National University, Seoul, Korea, in 2000 and 2002, respectively. He is currently working toward the Ph.D. degree in the School of Computer Science and Engineering at Seoul National University. His research interests include embedded systems and low power systems.

Naehyuck Chang received his B.S., M.S. and Ph.D. degrees all from Dept. of Control and Instrumentation Engineering, Seoul National University, Seoul, Korea, in 1989, 1992 and 1996, respectively. Since 1997, he has been with School of Computer Science and Engineering, Seoul National University and currently is an Associate Professor. His research interest includes system-level low-power design and embedded systems design.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Lee, H.G., Lee, K., Choi, Y. et al. Cycle-Accurate Energy Measurement and Characterization of FPGAs. Analog Integr Circ Sig Process 42, 239–251 (2005). https://doi.org/10.1007/s10470-005-6758-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-005-6758-5

Keywords

Navigation