Abstract
This paper presents an efficient architecture for two-dimensional (2-D) adaptive FIR filter architecture using the distributed arithmetic (DA) algorithm. DA-based filter architectures essentially require look-up tables (LUT). In the proposed filter architecture, RAM- or ROM-based LUT is replaced by adders- and logic gates-based structure that generates the LUT value corresponding to the input. Therefore, the MAC unit requires fewer logic gates and adders in DA-based realization. In addition, the memory sharing concept in architecture reduces the delay elements. Moreover, the complexity of the LUT hardware of higher-order filters is reduced by parallelly dividing the internal MAC block for the DA decomposition which offers a higher degree of modularity and parallelism in the proposed architecture. Further, 2-D delayed LMS algorithm is used for the updation of the filter coefficient weights. Furthermore, two-stage pipelining is used to reduce the critical path of the architecture and it also makes critical path delay independent of the order of the filter. ASIC synthesis results reveal the advantages of the proposed structure by reducing the area, power, ADP and EDP by 54%, 48.19%, 55% and 49%, respectively, as compared with the existing architecture for filter size 8 × 8.
Similar content being viewed by others
References
H. Cho, R. Priemer. Automatic step size adjustment of the two-dimensional LMS algorithm. in Proceedings of 1994 37th Midwest Symposium on Circuits and Systems, Lafayette, LA, USA, vol. 2, pp. 864–867 (1994). https://doi.org/10.1109/mwscas.1994.518950
I. Dassios, A practical formula of solutions for a family of linear non-autonomous fractional nabla difference equations. J. Comput. Appl. Math. 339, 317–328 (2018). https://doi.org/10.1016/j.cam.2020.113032
S.C. Douglas, Q. Zhu, K.F. Smith, A pipelined LMS adaptive FIR filter architecture without adaptation delay, in IEEE Transactions on Signal Processing, vol. 46, no. 3, pp. 775–779 (1998). https://doi.org/10.1109/78.661345
R.S. Grover, W. Shang, Q. Li, A faster distributed arithmetic architecture for FPGAs. in International Symposium on FPGAs (FPGA’02) Monterey, CA, USA, pp. 31–39 (2002). https://doi.org/10.1145/503048.503054
M.M. Hadhoud, D.W. Thomas, The two-dimensional adaptive LMS (TDLMS) algorithm. IEEE Trans. Circuits Syst. 35(5), 485–494 (1988). https://doi.org/10.1109/31.1775
A. Harada, K. Nishikawa, H. Kiya, A pipelined architecture for the normalized LMS adaptive digital filters. in 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242), Chiangmai, Thailand, pp. 73-76 (1998). https://doi.org/10.1109/apccas.1998.743661
S. Haykin, Adaptive Filter Theory (Prentice-Hall, Englewood Cliffs, 1986)
H. Jiang, L. Liu, P.P. Jonker, D.G. Elliott, F. Lombardi, J. Han, A high-performance and energy-efficient FIR adaptive filter using approximate distributed arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 66(1), 313–326 (2019). https://doi.org/10.1109/TCSI.2018.2856513
M.T. Khan, R.A. Shaik, Optimal complexity architectures for pipelined distributed arithmetic-based LMS adaptive filter. IEEE Trans. Circuits Syst. I Regul. Pap. 66(2), 630–642 (2019). https://doi.org/10.1109/TCSI.2018.2867291
T. Kimijima, K. Nishikawa, H. Kiya, Pipelining of 2-dimensional adaptive filters based on the LDLMS algorithm. in Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS ‘98 (Cat. No.98CH36187), Monterey, CA, vol. 5, pp. 190–193 (1998). https://doi.org/10.1109/iscas.1998.694440
P. Kumar, P.C. Shrivastava, M. Tiwari, A. Dhawan, ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic. Circuits Syst Signal Process 37, 2934–2957 (2018). https://doi.org/10.1007/s00034-017-0698-z
P. Kumar, P.C. Shrivastava, M. Tiwari, G.R. Mishra, High-throughput, area-efficient architecture of 2-D block FIR filter using distributed arithmetic algorithm. Circuits Syst. Signal Process. 38, 1099–1113 (2019). https://doi.org/10.1007/s00034-018-0897-2
M. Liu, I. Dassios, G. Tzounas, F. Milano, Stability analysis of power systems with inclusion of realistic-modeling WAMS delays. IEEE Trans. Power Syst. 34(1), 627–636 (2019). https://doi.org/10.1109/TPWRS.2018.2865559
W.S. Lu, A. Antoniou, Two-Dimensional Digital Filters (Marcel Dekker, New York, 1992)
K. Matsubara, K. Nishikawa, H. Kiya, 2-D pipelined adaptive filters based on 2-D delayed LMS algorithm (special section of papers selected from ITC-CSCC’96). IEICE Trans. Fund. Electron. Commun. Comput. Sci. 80, 1009–1014 (1999)
K. Matsubara, K. Nishikawa, H. Kiya, Pipelined LMS adaptive filter using a new look-ahead transformation. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 46(1), 51–55 (1999). https://doi.org/10.1109/82.749082
P.K. Meher, S.Y. Park, Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 61(3), 778–788 (2014). https://doi.org/10.1109/TCSI.2013.2284173
P.K. Meher, S. Y. Park, High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic. in 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, Hong Kong, pp. 428–433 (2011). https://doi.org/10.1109/vlsisoc.2011.6081621
W.B. Mikhael, S.M. Ghosh, Two-dimensional block adaptive filtering algorithms. in [Proceedings] 1992 IEEE International Symposium on Circuits and Systems, San Diego, CA, USA, vol. 3, pp. 1219–1222 (1992). doi: 10.1109/ISCAS.1992.230305
W.B. Mikhael, S.M. Ghosh, Two-dimensional block adaptive filtering algorithms with optimum convergence factors. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 42(8), 505–515 (1995). https://doi.org/10.1109/82.404072
F. Milano, I. Dassios, Small-signal stability analysis for non-index 1 Hessenberg form systems of delay differential-algebraic equations. IEEE Trans. Circuits Syst. I Regul. Pap. 63(9), 1521–1530 (2016). https://doi.org/10.1109/TCSI.2016.2570944
B.K. Mohanty, P.K. Meher, S.K. Patel, LUT optimization for distributed arithmetic-based block least mean square adaptive filter. in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 5, pp. 1926–1935 (2016). https://doi.org/10.1109/tvlsi.2015.2472964
B.K. Mohanty, P.K. Meher, S.K. Singhal, M.N. Swamy, A high performance VLSI architecture for reconfigurable FIR using distributive arithmetic. J. Integr. VLSI J. 54, 37–46 (2016). https://doi.org/10.1016/j.vlsi.2016.01.006
M. Ohki, S. Hashiguchi, Two-dimensional LMS adaptive filters. IEEE Trans. Consum. Electron. 37(1), 66–73 (1991). https://doi.org/10.1109/30.73648
S.Y. Park, P.K. Meher, Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter. IEEE Trans. Circuits Syst. II Express Briefs 61(7), 511–515 (2014). https://doi.org/10.1109/TCSII.2014.2324418
A. Peled, B. Liu, A new hardware realization of digital filters. IEEE Trans. Acoust. Speech Signal Processing 22(6), 456–462 (1974). https://doi.org/10.1109/TASSP.1974.1162619
M.A. Sid-Ahmed, Image Processing: Theory, Algorithms and Architectures (McGraw-Hill, New York, 1995)
T. Soni, J.R. Zeidler, W.H. Ku, Performance evaluation of 2-D adaptive prediction filters for detection of small objects in image data. IEEE Trans. Image Process. 2(3), 327–340 (1993). https://doi.org/10.1109/83.236534
A. Tan., S. T. Chen, Image enhancement with 2-D adaptive LMS-based recursive filters. in Proceedings of International Conference on Signal Processing, Applications and Technology, vol. 2. pp. 1068–1072 (1995)
A. Tiwari., P. Kumar., M. Tiwari, High throughput adaptive block FIR filter using distributed arithmetic. in 2016 1st India International Conference on Information Processing (IICIP), Delhi, pp. 1–6 (2016). https://doi.org/10.1109/iicip.2016.7975385
M. Tiwari, A. Dhawan, An LMI approach to optimal guaranteed cost control of uncertain 2-D discrete shift-delayed systems via memory state feedback. Circuits Syst. Signal Process. 31, 1745–1764 (2012). https://doi.org/10.1007/s00034-012-9410-5
L.-D. Van., W.-S. Feng, Efficient systolic architectures for 1-D and 2-D DLMS adaptive digital filters. in 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394), Tianjin, China, pp. 399–402 (2000). https://doi.org/10.1109/apccas.2000.913519
T. Wang, C.-L. Wang, A new two-dimensional block adaptive FIR filtering algorithm and its application to image restoration. IEEE Trans. Image Process. 7(2), 238–246 (1998). https://doi.org/10.1109/83.661002
S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Mag. 6(3), 4–19 (1989). https://doi.org/10.1109/53.29648
H. Youlal, M. Janati-I, M. Najim, Two-dimensional joint process lattice for adaptive restoration of images. IEEE Trans. Image Process. 1(3), 366–378 (1992). https://doi.org/10.1109/83.148609
Acknowledgements
The authors would like to give their sincere thanks to the Editor-in-Chief and to the anonymous reviewers for their valuable comments and suggestions to improve the quality of this paper. In this paper, all data are provided in full in the results section.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Shrivastava, P.C., Kumar, P., Tiwari, M. et al. Efficient Architecture for the Realization of 2-D Adaptive FIR Filter Using Distributed Arithmetic. Circuits Syst Signal Process 40, 1458–1478 (2021). https://doi.org/10.1007/s00034-020-01539-y
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-020-01539-y