Skip to main content
SpringerLink
Log in

A new research tool for intrinsic hardware evolution

  • Conference paper
  • First Online:
Evolvable Systems: From Biology to Hardware (ICES 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1478))

Included in the following conference series:

Abstract

The study of intrinsic hardware evolution relies heavily on commercial FPGA devices which can be configured in real time to produce physical electronic circuits. Use of these devices presents certain drawbacks to the researcher desirous of studying fundamental principles underlying hardware evolution, since he has no control over the architecture or type of basic configurable element. Furthermore, analysis of evolved circuits is difficult as only external pins of FPGAs are accessible to test equipment. After discussing current issues arising in intrinsic hardware evolution, this paper presents a new test platform designed specifically to tackle them, together with experimental results exemplifying its use. The results include the first circuits to be evolved intrinsically at the transistor level.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Barnett, L.: Tangled Webs. Evolutionary Dynamics on Fitness Landscapes with Neutrality. MSc. Dissertation, COGS, University of Sussex. (1997)

    Google Scholar 

  2. Blickle, T., Teich, J., Thiele, L,: System-Level Synthesis Using Evolutionary Algorithms. Computer Engineering and Communication Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), TIK-Report, Nr. 16, April, (1996)

    Google Scholar 

  3. Bratt, S. & Macbeth, I.: Design and Implementation of a Field Programmable Analogue Array. Technical report, ACM 0-89791-773-1. (1996)

    Google Scholar 

  4. Castro, H, Gough, M.P., “Dynamic Reconfigurability with Fault Tolerance”, ENGGRP, School of Engineering, University of Sussex. (1995)

    Google Scholar 

  5. De Garis,H.: Growing an Artificial Brain with a Million Neural Net Modules Inside a Trillion Cell Cellular Automaton Machine. Proc. 4th International Symposium On Micro Machine and Computer Science. (1993). 211–214

    Google Scholar 

  6. Harvey, I., Husbands, P., Cliff, D: Seeing the light: Artificial Evolution, Real Vision: In Cliff, D. et al. (Eds.), From Animals to Animats 3: Proc of 3th Int. Conference on simulation of adaptive behaviour,. MIT Press. (1994) 392–401

    Google Scholar 

  7. Layzell, P.: The ‘Evolvable Motherboard’ A Test Platform for the research of intrinsic Hardware Evolution. Technical Report CSRP479. COGS, University of Sussex (1998)

    Google Scholar 

  8. E. Sanchez,: Field Programmable Gate Array (FPGA) Circuits. Lecture Notes in Computer Science — Towards Evolvable Hardware, Vol. 1062. Springer-Verlag, (1996) 1–18

    Google Scholar 

  9. Thompson, A.: An evolved circuit, intrinsic in silicon, entwined with physics. International Conference on Evolvable Systems (ICES96), Vol 1259. Springer LNCS. (1997) 390–405

    Google Scholar 

  10. Thompson, A.: Evolving electronic robot controllers that exploit hardware resources. In Moran, F., et al. (Eds.), Advances in Artificial Life: Proc. 3th Eur. Conf on Artificial Life (ECAL95), Vol.929 of LNAI. Springer-Verlag. (1995) 640–656

    Google Scholar 

  11. Thompson, A.: Evolving fault tolerant systems. In Proc. 1st IEE/IEEEE Int. Conf. On Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA ’95),. IEE Conf. Publication No. 414. (1995) 524–529

    Google Scholar 

  12. Thompson, A.: Temperature in Natural and Artificial Systems. In Husbands, P., & Harvey, I., (Eds.) Proc, Fourth European Conference on Artificial Life, MIT Press. (1997) 388–397

    Google Scholar 

  13. Worden, R.: A Speed Limit for Evolution. J. of Theoretical Biology 176. (1995) 137–152

    Article  Google Scholar 

  14. Zebulum, R., Pacheco, M. A., Vellasco, M.: Evolvable Systems in Hardware Design:Taxonomy, Survey and Application”, International Conference on Evolvable Systems: from Biology to Hardware. Japan. (1996)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Centre for Computational Neuroscience and Robotics, School of Cognitive and Computing Sciences, University of Sussex, BN1 9QH, Brighton, UK

    Paul Layzell

Authors
  1. Paul Layzell
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Moshe Sipper Daniel Mange Andrés Pérez-Uribe

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Layzell, P. (1998). A new research tool for intrinsic hardware evolution. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds) Evolvable Systems: From Biology to Hardware. ICES 1998. Lecture Notes in Computer Science, vol 1478. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0057606

Download citation

  • DOI: https://doi.org/10.1007/BFb0057606

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64954-0

  • Online ISBN: 978-3-540-49916-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation