Abstract
Pebble is a simple language designed to improve the productivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by different parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without flattening into various VHDL dialects. Pebble improves design effectiveness by supporting optional constraint descriptions, such as placement attributes, at various levels of abstraction; it also supports run-time reconfigurable design. We introduce Pebble and the associated tools, and illustrate their application to VHDL library development and reconfigurable designs for Field Programmable Gate Arrays (FPGAs).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. Bellows and B. Hutchings, “JHDL — an HDL for reconfigurable systems”, in Proc. FCCM98, IEEE Computer Society Press, 1998.
S. Gehring and S. Ludwig, “The Trianus system and its application to custom computing”, in Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, LNCS 1142, Springer, 1996.
M. Gokhale and E. Gomersall, “High-Level compilation for fine-grained FPGAs”, in Proc. FCCM97, IEEE Computer Society Press, 1997.
M.J.C. Gordon, “Why Higher-Order Logic is a good formalism for specifying and verifying hardware”, in Formal Aspects of VLSI Design, G. Milne and P.A. Subrahmanyam (eds.), North Holland, 1986.
Y. Li and M. Leeser, “HML: an innovative hardware description language and its translation to VHDL”, in Proc. CHDL'95, 1995.
W. Luk, “Systematic serialization of array-based architectures”, Integration, the VLSI Journal, 14(3), February 1993.
W. Luk, S. Guo, N. Shirazi and N. Zhuang, “A framework for developing parametrised FPGA libraries”, in Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, LNCS 1142, Springer, 1996.
W. Luk, N. Shirazi and P.Y.K. Cheung, “Compilation tools for run-time reconfigurable designs”, in Proc. FCCM97, IEEE Computer Society Press, 1997.
W. Luk, N. Shirazi, S. Guo and P.Y.K. Cheung, “Pipeline morphing and virtual pipelines”, in Field Programmable Logic and Applications, LNCS 1304, Springer, 1997.
W. Luk, S. McKeever and M. Weinhardt, A Tutorial Introduction to Pebble, Technical Report, Imperial College, 1998.
P. Lysaght and J. Stockwood, “A simulation tool for dynamically reconfigurable field programmable gate arrays”, IEEE Trans. VLSI, 4(3), September 1996.
S. Singh, Lava, http://www.dcs.gla.ac.uk/~satnam/lava/main.html.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Luk, W., McKeever, S. (1998). Pebble: A language for parametrised and reconfigurable hardware design. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055228
Download citation
DOI: https://doi.org/10.1007/BFb0055228
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive