Abstract
Adapting it's processing time to the respective pulse intervals, the Preloaded Filter (PLF_ pulse processor offers optimum resolution together with highest possible throughput rates. The PLF algorithm could be formulated in a recursive manner which made possible it's implementation by means of a large field-programmable gate array, as a fast, pipe-lined digital processor with 10 MHz maximum throughput rate. While pre-filter digitization by an ADC with 12 bit resolution and 10 MHz sampling rate resulted in a poorer resolution than that of an analog filter, a digital PLF based on an ADC with 14 bit resolution and 10 MHz sampling rate, surpassed high-quality analog filters in resolution, throughput rate and long-term stability.
Similar content being viewed by others
References
T. LAKATOS, Nucl. Inst. and Meth.B47 (1990) 307–310
V. JORDANOV and G. F. KNOLL, IEEE Trans. Nucl. Sci.40, 4 (1993) 764–769
A. GEORGIEV and W. GAST, IEEE Trans. Nucl. Sci.40, 4 (1993) 770–779
G. P. WESTPHAL, Nucl. Inst. and Meth.A299 (1990) 261–267
A. GEORGIEV, W. GAST, R. M. LIEDER, IEEE Trans. Nucl. Sci.41, 4 (1994) 1116
G. P. WESTHAL, J. Rad. Chem.179, 1 (1994) 45–54
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Westphal, G.P., Cadek, G.R., Kerö, N. et al. Digital implementation of the preloaded filter pulse processor. Journal of Radioanalytical and Nuclear Chemistry, Articles 193, 81–88 (1995). https://doi.org/10.1007/BF02041919
Issue Date:
DOI: https://doi.org/10.1007/BF02041919