Abstract
We describe a family of current-mode circuits with multiple inputs and multiple outputs whose output currents are products and/or quotients of powers of the input currents. These circuits are made up of multipleinput floating-gate MOS (FGMOS) transistors operating in the subthreshold regime. The powers are set by capacitor ratios; hence, they can be quite accurate. We analyze the general family of such circuits and present experimental data from several members that we fabricated in a standard 2μm double-poly p-well process through MOSIS.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
C.Mead, Analog VLSI and Neural Systems, Addison-Wesley Publishing Company, Inc.: Reading, MA, 1989.
M.Ismail and T.Fiez, eds., Analog VLSI Signal and Information Processing, McGraw-Hill, Inc.: New York, 1994.
C.Toumazou, F. J.Lidgey, and D. G.Haigh, eds., Analogue IC Design: The Current-Mode Approach, Pereginus, Ltd.: London, 1990.
D. H.Sheingold, ed., Nonlinear Circuits Handbook: Designing with Analog Functional Modules and IC's, Analog Devices, Inc.: Norwood, MA, 1976, p. 469.
H. C.Nauta, “An Integrated Gamma Corrector”, IEEE Journal of Solid-State Circuits, SC-16, pp. 238–241, June 1981.
X.Arreguit, E. A.Vittoz, and M.Merz, “Precision Compressor Gain Controller in CMOS Technology”, IEEE Journal of Solid-State Circuits, SC-22, pp. 442–445, June 1987.
E. A.Vittoz, “Analog VLSI Signal Processing: Why, Where, How?” Analog Integrated Circuits and Signal Processing, 6, pp. 27–44, 1994.
M.van derGevel and J. C.Kuenen, “177–1 Circuit Based on a Novel, Back-Gate-Using Multiplier”, Electronics Letters, 30, pp. 183–184, February 3, 1994.
B.Gilbert, “Translinear Circuits: A Proposed Classification”, Electronics Letters, 11, pp. 14–16, 1973.
E.Seevinck, Analysis and Synthesis of Translinear Integrated Circuits, Elsevier Science Publishing Company, Inc.: Amsterdam, 1988.
B. L.Hart, “Translinear Circuit Principle: A Reformulation”, Electronics Letters, 15, pp. 801–803, November, 22, 1979.
E.Säckinger and W.Guggenbühl, “An Analog Trimming Circuit Based on a Floating-Gate Device”, IEEE Journal of Solid-State Circuits, 23, pp. 1437–1440, December 1988.
L. R.Carley, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, 24, pp. 1569–1575, December 1989.
D. B. Kirk, Accurate and Precise Computation Using Analog VLSI with Applications to Computer Graphics and Neural Networks, Department of Computer Science, California Institute of Technology, Pasadena, CA, Ph.D. Thesis, 1993.
M. Holler, S. Tam, H. Castro, and R. Benson, “An Electronically Trainable Artificial Neural Network (ETANN) With 10240 ‘Floating-Gate’ Synapses”, in Proceedings of the International Conference on Neural Networks, vol. II, pp. 191–196, 1989.
J.Anderson, J. C.Platt, and D. B.Kirk, “An Analog VLSI Chip for Radial Basis Functions”, in S. J.Hanson, J. D.Cowan, and C. L.Giles, eds., Advances in Neural Information Processing Systems 5, Morgan Kaufmann Publishers, Inc.: San Mateo, CA, pp. 765–772, 1993.
E.Vittoz, H.Oguey, M. A.Maher, O.Nys, E.Dijkstra, and M.Chevroulet, “Analog Storage of Adjustable Synaptic Weights”, in U.Ramacher and U.Rückert, eds., VLSI Design of Neural Networks, Kluwer Academic Publishers: Boston, pp. 47–63, 1991.
P.Hasler, C.Diorio, B. A.Minch, and C.Mead, “Single Transistor Learning Synapses”, in G.Tesauro, D. S.Touretzky, and T. K.Leen, eds., Advances in Neural Information Processing Systems 7, The MIT Press: Cambridge, MA, pp. 817–824, 1995.
T.Shibata and T.Ohmi, “A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations”, IEEE Transactions on Electron Devices, 39, pp. 1444–1455, June 1992.
K.Yang and A. G.Andreou, “A Multiple Input Differential Amplifier Based on Charge Sharing on a Floating-Gate MOSFET”, Analog Integrated Circuits and Signal Processing, 6, pp. 197–208, 1994.
A. G.Andreou and K. A.Boahen, “Neural Information Processing II“, in M.Ismail and T.Fiez, eds., Analog VLSI Signal and Information Processing, McGraw-Hill, Inc., New York, pp. 358–413, 1994.
M. J.McNutt, S.LeMarquis, and J. L.Dunkley, “Systematic Capacitance Matching Errors and Corrective Layout Procedures”, IEEE Journal of Solid-State Circuits, 29, pp. 611–616, May 1994.
C. Diorio, S. Mahajan, P. Hasler, B. A. Minch, and C. Mead, “A High-Resolution Non-Volatile Analog Memory Cell”, in Proceedings of the IEEE International Symposium on Circuits and Systems, Seattle, WA, vol. III, pp. 2233–2236, 1995.
D. A.Kerns, J. E.Tanner, M. A.Sivilotti, and J.Luo, “CMOS UV-Writable Non-Volatile Analog Storage”, in C.Squin, ed., Advanced Research in VLSI: Proceedings of the UC Santa Cruz Conference 1991, The MIT Press: Cambridge, MA, pp. 245–261, 1991.
M.Lenzlinger and E. H.Snow, “Fowler-Nordheim Tunneling into Thermally Grown SiO2”, Journal of Applied Physics, 40, pp. 278–283, January 1969.
P.Hasler, C.Diorio, B. A.Minch, and C.Mead, “Hot-Electron Injection and Impact Ionization in a Subthreshold MOSFET”, Physics of Computation Laboratory, California Institute of Technology, Pasadena, CA, Internal Laboratory Memorandum, 1995.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Minch, B.A., Diorio, C., Hasler, P. et al. Translinear circuits using subthreshold floating-gate MOS transistors. Analog Integr Circ Sig Process 9, 167–179 (1996). https://doi.org/10.1007/BF00166412
Issue Date:
DOI: https://doi.org/10.1007/BF00166412