Skip to main content

Fault-Tolerant Multi-core System Design Using PB Model and Genetic Algorithm Based Task Scheduling

  • Conference paper
  • First Online:
Microelectronics, Electromagnetics and Telecommunications

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 372))

Abstract

This paper presents an innovative approach for testing the core components in the multi-core system-on chip framework by scheduling the tasks assigned for the Core-Under-Test to one of the remaining cores in the system. Real-time task scheduling in multi-core/processor systems always remains the NP-Hard problems. In multi-core Real time systems, a faulty core can be tolerated by way of executing two versions (primary and backup) of a task in two different cores. The Genetic Algorithms provides an innovative and heuristic approach of scheduling both primary and backup tasks. The work presented in this paper shows the optimal utilization of all the available cores for functional operation at a given time in a Multi-Core System environment by scheduling and executing all the tasks arrived for execution.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. E. Larsson, Z. Peng, An integrated framework for the design and optimization of SOC test solutions. J. Electron. Test.: Theory Appl. 18, 385–400 (2002)

    Article  Google Scholar 

  2. P. Karande, S.S. Dhotre, S. Patil, Management for heterogeneous multi-core scheduling. Int. J. Comput. Sci. Inf. Technol. 5(1), 636–639 (2014)

    Google Scholar 

  3. K. Jansen, L. Porkolab, A general multiprocessor task scheduling: approximate solutions in linear time. Soc. Ind. Appl. Math. SIAM J. Comput 35(3), 519–530 (2005)

    MathSciNet  MATH  Google Scholar 

  4. J. Oh, H. Bahn, C. Wu, K. Koh, Pareto-Based Soft Real-Time Task Scheduling in Multiprocessor Systems (IEEE, 2000)

    Google Scholar 

  5. G. Ascia, V. Catania, M. Palesi, An evolutionary approach for pareto-optimal configurations in SOC platforms, in SOC Design Methodologies (© Springer Science+Business Media, New York, 2002)

    Google Scholar 

  6. J.-J. Chen, C.-Y. Yang, T.-W. Kuo, C.-S. Shih, Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems (IEEE, 2007), pp. 342–349

    Google Scholar 

  7. Y.-S. Chen, M.-Y. Chen, On-line energy-efficient real-time task scheduling for a heterogeneous dual-core system-on-a-chip. J. Syst. Archit.

    Google Scholar 

  8. G. Zarinzad, A.M. Rahmani, N. Dayhim, A Novel Intelligent Algorithm for Fault-Tolerant Task Scheduling in Real-Time Multiprocessor Systems (IEEE, 2008), pp. 816–821

    Google Scholar 

  9. M.H. Shenassaa, M. Mahmoodi, A novel intelligent method for task scheduling in multiprocessor systems using genetic algorithm. J. Franklin Inst. 343, 361–371 (2006)

    Article  MATH  Google Scholar 

  10. W. Jing, Y. Liu, W. Qu, Fault-Tolerant Task Scheduling in Multiprocessor Systems Based on Primary-Backup Scheme (IEEE, 2010)

    Google Scholar 

  11. K. Zhang, B. Qi, Q. Jiang, L. Tang, Real-time periodic task scheduling considering load-balance in multiprocessor environment, in Proceedings of IC-NIDC, ©2012 IEEE, pp. 247–250

    Google Scholar 

  12. Y.-S. Chen, H.C. Liao, T.-H. Tsai, Online real-time task scheduling in heterogeneous multicore system-on-a-chip. IEEE Trans. Parallel Distrib. Syst. 24(1), (2013)

    Google Scholar 

  13. S.S. Poonam Karande, S.P. Dhotre, Task management for heterogeneous multi-core scheduling. Int. J. Comput. Sci. Inf. Technol. 5(1), 636–639 (2014)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to G. Prasad Acharya .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer India

About this paper

Cite this paper

Prasad Acharya, G., Asha Rani, M. (2016). Fault-Tolerant Multi-core System Design Using PB Model and Genetic Algorithm Based Task Scheduling. In: Satapathy, S., Rao, N., Kumar, S., Raj, C., Rao, V., Sarma, G. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 372. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2728-1_41

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2728-1_41

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2726-7

  • Online ISBN: 978-81-322-2728-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics