Abstract
Predictive power management provides reduced power consumption and increased performance compared to reactive schemes. It effectively reduces the lag between workload phase changes and changes in power adaptations since adaptations can be applied immediately before a program phase change. To this end we present the first analysis of prediction for power management under SYSMark2007. Compared to traditional scientific/computing benchmarks, this workload demonstrates more complex core active and idle behavior. We analyze a table based predictor on a quad-core processor. We present an accurate runtime power model that accounts for fine-grain temperature and voltage variation. By predictively borrowing power from cores, our approach provides an average speedup of 7.3% in SYSMark2007.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Annavaram, M., et al.: The Fuzzy Correlation between Code and Performance Predictability. In: International Symposium on MIcroarchitecture, pp. 93–104 (2004)
Bellosa, F.: The Benefits of Event-Driven Energy Accounting in Power-Sensitive Systems. In: Proceedings of 9th ACM SIGOPS European Workshop, pp. 37–42 (September 2000)
BIOS and Kernel Developer’s Guide for AMD Family 10h Processor (November 2007), http://www.amd.com
Bircher, W.L., John, L.: Analysis of Dynamic Power Management on Multi-Core Processors. In: International Conference on Supercomputing, Kos, Greece, pp. 327–338 (June 2008)
Bircher, W.L., John, L.: Complete System Power Estimation: A Trickle-Down Approach based on Performance Events. In: International Symposium on Performance Analysis of Systems and Software, pp. 158–168 (April 2007)
Duesterwald, E., Cascaval, C., Dwarkadas, S.: Characterizing and Predicting Program Behavior and its Variability. In: Parallel Architectures and Compilation Techniques, pp. 220–231 (September 2003)
Govil, K., Chan, E., Wasserman, H.: Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. In: International Conference on Mobile Computing, Berkeley, California, pp. 13–25 (1995)
Intel® Turbo Boost Technology in Intel® CoreTM Microarchitecture (Nehalem) Based Processors (November 2008), http://download.intel.com/design/processor/applnots/320354.pdf?iid=tech_tb+paper
Isci, C., Contreras, G., Martonosi, M.: Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management. In: International Symposium on Microarchitecture, pp. 359–370 (December 2006)
Isci, C., Martonosi, M.: Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data. In: 36th ACM/IEEE International Symposium on Microarchitecture, p. 93 (December 2003)
Isci, C., Buyuktosunoglu, A., Martonosi, M.: Long-term workload phases: duration predictions and applications to DVFS. IEEE MICRO 25(5), 39–51 (2005)
Jacobson, E., Rotenberg, E., Smith, J.: Assigning Confidence to Conditional Branch Predictions. In: Proceedings of the 31st International Symposium on Microarchitecture (1998)
Lau, J., Schoenmackers, S., Calder, B.: Structures for Phase Classification. In: IEEE International Symposium on Performance Analysis of Systems and Software, Austin, Texas, pp. 57–67 (March 2004)
McGowen, R., Poirier, C., Bostak, C., Ignowski, J., Millican, M., Parks, W., Naffziger, S.: Temperature Control on a 90-nm Itanium Family Processor. IEEE Journal of Solid State Circuits 41(1) (January 2006)
National Instruments Data Acquisition Hardware (April 2008), http://www.ni.com/dataacquisition/
Processor Power Management in Windows Vista and Windows Server 2008 (November 2007), http://www.microsoft.com
Shen, X., Zhong, Y., Ding, C.: Locality Phase Prediction. In: International Conference on Architectural Support for Programming Languages and Operating Systems (October 2004)
Sherwood, T., Sair, S., Calder, B.: Phase Tracking and Prediction. In: International Symposium on Computer Architecture (June 2003)
An Overview of SYSMark 2007 Preview (May 2008), http://www.bapco.com/techdocs/SYSmark2007Preview_WhitePaper.pdf
Windows Multimedia:timeEndPeriod (November 2008), http://msdn.microsoft.com/en-us/library/ms713415VS.85.aspx
Zagacki, P., Ponnala, V.: Original 45nm Intels Coret2 Processor Performance. Intel Technology Journal (October 2008), http://www.intel.com/technology/itj/2008/v12i3/7-paper/1-abstract.htm
Diao, Q., Song, J.: Prediction of CPU Idle-Busy Activity Pattern. In: International Symposium on High-Performance Computer Architecture (February 2008)
Pallipadi, V., Li, S., Belay, A.: cpuidle: Do nothing, efficiently. In: Proceedings of the Linux Symposium (June 2006)
Charles, J., et al.: Evaluation of the Intel® CoreTM i7 Turbo Boost feature. In: International Symposium on Workload Characterization (October 2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bircher, W.L., John, L. (2011). Predictive Power Management for Multi-core Processors. In: Varbanescu, A.L., Molnos, A., van Nieuwpoort, R. (eds) Computer Architecture. ISCA 2010. Lecture Notes in Computer Science, vol 6161. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24322-6_21
Download citation
DOI: https://doi.org/10.1007/978-3-642-24322-6_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24321-9
Online ISBN: 978-3-642-24322-6
eBook Packages: Computer ScienceComputer Science (R0)