Abstract
Dataflow formalisms have provided designers of digital signal processing systems with analysis and optimizations for many years. As system complexity increases, designers are relying on more types of dataflow models to describe applications while retaining these implementation benefits. The semantic range of DSP-oriented dataflow models has expanded to cover heterogeneous models and dynamic applications, but efficient design, simulation, and scheduling of such applications has not. To facilitate implementing heterogeneous applications, we utilize a new dataflow model of computation and show how actors designed in other dataflow models are directly supported by this framework, allowing system designers to immediately compose and simulate actors from different models. Using an example, we show how this approach can be applied to quickly describe and functionally simulate a heterogeneous dataflow-based application such that a designer may analyze and tune trade-offs among different models and schedules for simulation time, memory consumption, and schedule size.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Lee, E.A., Messerschmitt, D.G.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 36(1), 24–35 (1987)
Shen, C., Plishker, W., Bhattacharyya, S.S., Goldsman, N.: An energy-driven design methodology for distributing DSP applications across wireless sensor networks. In: Proceedings of the IEEE Real-Time Systems Symposium, Tucson, Arizona, pp. 214–223 (December 2007)
Hemaraj, Y., Sen, M., Shekhar, R., Bhattacharyya, S.S.: Model-based mapping of image registration applications onto configurable hardware. In: Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, pp. 1453–1457 (October 2006) (invited paper)
Hsu, C., Corretjer, I., Ko., M., Plishker, W., Bhattacharyya, S.S.: Dataflow interchange format: Language reference for DIF language version 1.0, user’s guide for DIF package version 1.0. Technical Report UMIACS-TR-2007-32, Institute for Advanced Computer Studies, University of Maryland at College Park (June 2007)
Flatscher, R.G.: Metamodeling in EIA/CDIF—meta-metamodel and metamodels. ACM Trans. Model. Comput. Simul. 12(4), 322–342 (2002)
Johnson, G.: LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control. McGraw-Hill School Education Group (1997)
The MathWorks Inc.: Using Simulink. Version 3 edn. (January 1999)
Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.A.: Cyclo-static data flow. In: Proceedings of ICASSP, pp. 3255–3258 (May 1995)
Lee, E.A., Messerschmitt, D.G.: Synchronous dataflow. Proceedings of the IEEE 75(9), 1235–1245 (1987)
Buck, J.T.: Scheduling dynamic dataflow graphs with bounded memory using the token flow model. PhD thesis, Chair-Edward A. Lee (1993)
Hsu, C., Ko, M., Bhattacharyya, S.S.: Software synthesis from the dataflow interchange format. In: Proceedings of the International Workshop on Software and Compilers for Embedded Systems, Dallas, Texas, pp. 37–49 (September 2005)
Eker, J., Janneck, J., Lee, E.A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S.R., Xiong, Y.: Taming heterogeneity - the Ptolemy approach. Proceedings of the IEEE. Special Issue on Modeling and Design of Embedded Software 91(1), 127–144 (2003)
Haubelt, C., Falk, J., Keinert, J., Schlichter, T., Streubühr, M., Deyhle, A., Hadert, A., Teich, J.: A systemc-based design methodology for digital signal processing systems. EURASIP J. Embedded Syst. 2007(1), 15 (2007)
Eker, J., Janneck, J.: Caltrop—language report (draft). Technical memorandum, Electronics Research Lab, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley,California (2002)
Kienhuis, B., Deprettere, E.F.: Modeling stream-based applications using the sbf model of computation. J. VLSI Signal Process. Syst. 34(3), 291–300 (2003)
Plishker, W., Sane, N., Kiemb, M., Anand, K., Bhattacharyya, S.S.: Functional dif for rapid prototyping. In: Proceedings of International Symposium on Rapid System Prototyping, Monterey, California, USA (June 2008)
Ko, M., Zissulescu, C., Puthenpurayil, S., Bhattacharyya, S.S., Kienhuis, B., Deprettere, E.: Parameterized looped schedules for compact representation of execution sequences. In: Proceedings of the International Conference on Application Specific Systems, Architectures, and Processors, Steamboat Springs, Colorado, pp. 223–230 (September 2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Plishker, W., Sane, N., Kiemb, M., Bhattacharyya, S.S. (2008). Heterogeneous Design in Functional DIF. In: Bereković, M., Dimopoulos, N., Wong, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2008. Lecture Notes in Computer Science, vol 5114. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-70550-5_18
Download citation
DOI: https://doi.org/10.1007/978-3-540-70550-5_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-70549-9
Online ISBN: 978-3-540-70550-5
eBook Packages: Computer ScienceComputer Science (R0)