Abstract
At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map fast and efficiently applications written in Matlab onto reconfigurable platforms. In this chain, first the Matlab code is converted automatically to executable Kahn Process Network (KPN) specification. Then a tool called Laura accepts this specification and transforms the specification into design implementations described as synthesizable VHDL. In this paper, we present our methodology implemented in the Laura tool, to automatically convert KPNs to synthesizable VHDL code targeted for mapping onto FPGA-based platforms. With the help of Laura, a designer is able to either fast prototype signal processing and multimedia applications directly in hardware or to extract very fast valuable low-level quantitative implementation data such as performance in terms of clock cycles, time delays and silicon area.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
de Kock, E., Essink, G., Smits, W., van derWolf, P., Brunel, J.-Y., Kruijtzer, W., Lieverse, P., Vissers, K.: YAPI: Application modeling for signal processing systems. In: Proc. 37th Design Automation Conference (DAC 2000), Los Angeles, CA, June 5-9, pp. 402–405 (2000)
Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: A system for synthesizing optimized fpga hardware from matlab. In: Proc. Int. Conf. on Computer Aided Design, San Jose, CA (November 2001)
Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP Congress 74. North-Holland Publishing Co., Amsterdam (1974)
Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving process networks from matlab for embedded signal processing architectures. In: Proceedings of the 8th International Workshop on Hardware/Software Codesign (CODES), San Diego, USA (May 2000)
Page, I.: Constructing hardware-software systems from a single description. Journal of VLSI Signal Processing 12(1), 87–107 (1996)
Parks, T.: Bounded Scheduling of Process Networks. PhD thesis, University of California at Berkeley (1995)
Smith, T., Waterman, M.: Identification of common molecular subsequences. Journal of Molecular Biology 147, 195–197 (1981)
Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: 10th Int. Symposium on Hardware/ Software Codesign (CODES 2002), Estes Park, Colorado, USA, May 6-8, pp. 7–12 (2002)
Turjan, A., Kienhuis, B., Deprettere, E.: Realizations of the extended linearization model in the compaan tool chain. In: proceedings of the 2nd Samos workshop, Samos, Greece (August 2002)
Walke, R., Smith, R., Lightbody, G.: 20Gflops QR processor on a Xilinx Virtex-E FPGA. In: Proc. SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations X, pp. 300–310 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zissulescu, C., Stefanov, T., Kienhuis, B., Deprettere, E. (2003). Laura: Leiden Architecture Research and Exploration Tool. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_88
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_88
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive