Abstract
Hierarchical convolutional neural networks are a well-known robust image-recognition model. In order to apply this model to robot vision or various intelligent vision systems, its VLSI implementation with high performance and low power consumption is required. This paper proposes a convolutional network VLSI architecture using a hybrid approach composed of pulse-width modulation (PWM) and digital circuits. We call this approach merged/mixed analog-digital architecture. The VLSI includes PWM neuron circuits, PWM/digital converters, digital adder-subtracters, and digital memory. We have designed and fabricated a VLSI chip by using a 0.35μm CMOS process. The VLSI chip can perform 6-bit precision convolution calculations for an image of 100 x 100 pixels with a receptive field area of up to 20 x 20 pixels within 5 ms, which means a performance of 2 GOPS. Power consumption of PWM neuron circuits is estimated to be 20 mW. We have verified successful operations using a fabricated VLSI chip.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Fukushima, K., Miyake, S.: Neocognitron: A New Algorithm for Pattern Recognition Tolerant of Deformations and Shifts in Position. Pattern Recognition 15, 455–469 (1982)
Lawrence, S., Giles, C.L., Tsoi, A.C., Back, A.D.: Face Recognition: A Convolutional Neural-Network Approach. IEEE Trans. Neural Networks 8, 98–113 (1997)
Matsugu, M., Mori, K., Ishii, M., Mitarai, Y.: Convolutional Spiking Neural Network Model for Robust Face Detection. In: Proc. Int. Conf. on Neural Information Processing (ICONIP), pp. 660–664 (2002)
Boser, B.E., Säckinger, E., Bromley, J., Le Cun, Y., Jackel, L.D.: An Analog Neural Network Processor with Programmable Topology. IEEE J. Solid-State Circuits 26, 2017–2025 (1991)
Iwata, A., Morie, T., Nagata, M.: Merged Analog-Digital Circuits Using Pulse Modulation for Intelligent SoC Applications. IEICE Trans. Fundamentals E84-A, 486–496 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Korekado, K. et al. (2003). A Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture. In: Palade, V., Howlett, R.J., Jain, L. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2003. Lecture Notes in Computer Science(), vol 2774. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45226-3_24
Download citation
DOI: https://doi.org/10.1007/978-3-540-45226-3_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40804-8
Online ISBN: 978-3-540-45226-3
eBook Packages: Springer Book Archive