Abstract
A new timing-driven partitioning-based placement tool for 3D FPGA integration is presented. The circuit is first divided into layers with limited number of inter-layer vias, and then placement is performed on individual layers, while minimizing the delay of critical paths. We use our tool as a platform for exploring potential benefits in terms of delay and wire-length that 3D technologies can offer for FPGA fabrics. We show that 3D integration results in wire-length reduction for FPGA designs. Our empirical analysis shows that wire-length can be reduced by up to 50% using ten layers. Delay reductions are estimated to be more than 30% if multi-segment lengths are employed between layers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Reif, R., Fan, A., Chen, K.-N., Das, S.: Fabrication Technologies for Three-Dimensional Integrated Circuits. In: Proc. International Symposium on Quality Electronic Design, pp. 33–37 (2002)
Guarini, K.W., et al.: Electrical integrity of state-of-the-art 0.13um SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication. Technical Digest of the International Electron Devices Meeting, pp. 943–945 (2002)
Alexander, A.J., Cohoon, J.P., Colflesh, J.L., Karro, J., Peters, J.L., Robins, G.: Placement and Routing for Three-Dimensional FPGAs. In: Canadian Workshop on Field-Programmable Devices, pp. 11–18 (1996)
Alexander, A.J., Cohoon, J.P., Colflesh, J.L., Karro, J., Robins, G.: Three-Dimensional Field-Programmable Gate Arrays. In: Proc. International ASIC Conf., pp. 253–256 (1995)
Karro, J., Cohoon, J.P.: A spiffy tool for the simultaneous placement and global routing for three-dimensional field-programmable gate arrays. In: Great Lakes Symposium on VLSI, pp. 226–227 (1999)
Chiricescu, S., Leeser, M., Vai, M.M.: Design and Analysis of a Dynamically Reconfigurable Three-Dimensional FPGA. IEEE Trans. VLSI Systems 9(1), 186–196 (2001)
Betz, V., Rose, J.: VPR: A New Packing Placement and Routing Tool for FPGA Research. Field-Programmable Logic App., 213-222 (1997)
Chiricescu, S.: Parametric Analysis of a Dynamically Reconfigurable Three-Dimensional FPGA. Ph.D. Dissertation, Northeastern University (1999)
Marquardt, A., Betz, V., Rose, J.: Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density. In: Proc. International FPGA Conf., pp. 37–46 (1999)
Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multi-level Hypergraph Partitioning: Applications in VLSI Design. In: Proc. ACM/IEEE DAC, pp. 526–529 (1997)
Das, S., Chandrakasan, A., Reif, R.: Three-Dimensional Integrated Circuits: Performance Design Methodology and CAD Tools. In: Proc. International Symposium on VLSI, pp. 13–19 (2003)
Das, S., et al.: Technology, performance, and computer-aided design of three-dimensional integrated circuits. In: Proc. ACM/IEEE ISPD, pp. 108–115 (2004)
Rahman, A., Das, S., Chandrakasan, A., Reif, R.: Wiring Requirement and Three- Dimensional Integration of Field-Programmable Gate Arrays. In: Proc. ACM/IEEE SLIP, pp. 107–113 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ababei, C., Maidee, P., Bazargan, K. (2004). Exploring Potential Benefits of 3D FPGA Integration. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_92
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_92
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive