Abstract
We study the reactive synthesis problem (\(\mathsf {RS}\)) for specifications given in Metric Interval Temporal Logic (\(\mathsf {MITL}\)). \(\mathsf {RS}\) is known to be undecidable in a very general setting, but on infinite words only; and only the very restrictive \(\mathsf {BResRS}\) subcase is known to be decidable (see D’Souza et al. and Bouyer et al.). In this paper, we sharpen the decidability border of \(\mathsf {MITL}\) synthesis. We show \(\mathsf {RS}\) is undecidable on finite words too, and present a landscape of restrictions (both on the logic and on the possible controllers) that are still undecidable. On the positive side, we revisit \(\mathsf {BResRS}\) and introduce an efficient on-the-fly algorithm to solve it.
More technical details and proofs can be found in the full version of this paper [8]. This work has been supported by The European Union Seventh Framework Programme under Grant Agreement 601148 (Cassting) and by the FRS/F.N.R.S. PDR grant SyVeRLo.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
In order to keep the discussion focused and concise, we give the formal definitions for finite words only. It is straightforward to adapt them to the infinite words case.
- 2.
We assume that for every location q and every valuation \(\nu \), there exists a timed action \((t,\sigma )\in \mathbb {R}^{+}\times \varSigma \) and a transition \((q,(\sigma ,g,R),q')\in \delta _\mathcal P\) such that \(\nu +t\models g\).
- 3.
- 4.
Empty word \(\varepsilon \) is added for convenience, in case it is not already in \(\mathcal L(\varphi )\).
- 5.
Observe that the proof does not require any plant (or uses the trivial plant accepting \(T\varSigma ^\star \)). This entails undecidability of the ‘realisability problem’, which is more restrictive than \(\mathsf {RS} _d^\star \) and another difference with respect to the proof in [4].
References
Alur, R., Dill, D.L.: A theory of timed automata. T.C.S. 126(2), 183–235 (1994)
Alur, R., Feder, T., Henzinger, T.A.: The benefits of relaxing punctuality. J. ACM 43(1), 116–146 (1996)
Bohy, A., Bruyère, V., Filiot, E., Jin, N., Raskin, J.-F.: Acacia+, a tool for LTL synthesis. In: Madhusudan, P., Seshia, S.A. (eds.) CAV 2012. LNCS, vol. 7358, pp. 652–657. Springer, Heidelberg (2012)
Bouyer, P., Bozzelli, L., Chevalier, F.: Controller synthesis for MTL specifications. In: Baier, C., Hermanns, H. (eds.) CONCUR 2006. LNCS, vol. 4137, pp. 450–464. Springer, Heidelberg (2006)
Bouyer, P., Markey, N., Ouaknine, J., Worrell, J.: The cost of punctuality. In: LICS 2007, pp. 109–120. IEEE (2007)
Brand, D., Zafiropulo, P.: On communicating finite state machines. J. ACM 30, 323–342 (1983)
Brihaye, T., Estiévenart, M., Geeraerts, G.: On MITL and alternating timed automata. In: Braberman, V., Fribourg, L. (eds.) FORMATS 2013. LNCS, vol. 8053, pp. 47–61. Springer, Heidelberg (2013)
Brihaye, T., Estiévenart, M., Geeraerts, G., Ho, H.-M., Monmege, B., Sznajder, N.: Real-time synthesis is hard! (full version) (2016). arXiv:1606.07124
Bulychev, P.E., David, A., Larsen, K.G., Li, G.: Efficient controller synthesis for a fragment of \(\sf MTL_{0,\infty }\). Acta Informatica 51(3–4), 165–192 (2014)
de Alfaro, L., Faella, M., Henzinger, T.A., Majumdar, R., Stoelinga, M.: The element of surprise in timed games. In: Amadio, R.M., Lugiez, D. (eds.) CONCUR 2003. LNCS, vol. 2761, pp. 144–158. Springer, Heidelberg (2003)
Doyen, L., Geeraerts, G., Raskin, J.-F., Reichert, J.: Realizability of real-time logics. In: Ouaknine, J., Vaandrager, F.W. (eds.) FORMATS 2009. LNCS, vol. 5813, pp. 133–148. Springer, Heidelberg (2009)
D’Souza, D., Madhusudan, P.: Timed control synthesis for external specifications. In: Alt, H., Ferreira, A. (eds.) STACS 2002. LNCS, vol. 2285, pp. 571–582. Springer, Heidelberg (2002)
Filiot, E., Jin, N., Raskin, J.-F.: An antichain algorithm for LTL realizability. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol. 5643, pp. 263–277. Springer, Heidelberg (2009)
Koymans, R.: Specifying real-time properties with metric temporal logic. Real-Time Syst. 2(4), 255–299 (1990)
Ouaknine, J., Worrell, J.B.: Universality and language inclusion for open and closed timed automata. In: Maler, O., Pnueli, A. (eds.) HSCC 2003. LNCS, vol. 2623, pp. 375–388. Springer, Heidelberg (2003)
Ouaknine, J., Worrell, J.: On the decidability and complexity of metric temporal logic over finite words. LMCS 3(1), 1–27 (2007)
Pnueli, A., Rosner, R.: On the synthesis of an asynchronous reactive module. In: Ausiello, G., Dezani-Ciancaglini, M., Ronchi Della Rocca, S. (eds.) ICALP 1989. LNCS, vol. 372, pp. 652–671. Springer, Heidelberg (1989)
Raskin, J.-F.: Logics, automata and classical theories for deciding real time. Ph.D. thesis, FUNDP (Belgium) (1999)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Brihaye, T., Estiévenart, M., Geeraerts, G., Ho, HM., Monmege, B., Sznajder, N. (2016). Real-Time Synthesis is Hard!. In: Fränzle, M., Markey, N. (eds) Formal Modeling and Analysis of Timed Systems. FORMATS 2016. Lecture Notes in Computer Science(), vol 9884. Springer, Cham. https://doi.org/10.1007/978-3-319-44878-7_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-44878-7_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-44877-0
Online ISBN: 978-3-319-44878-7
eBook Packages: Computer ScienceComputer Science (R0)