Abstract
As the number of tiles in a System-on-Chip (SoC) increase, Network-on-Chip (NoC) becomes the favored interconnect. With an increased number of tiles, applications are subject to being partitioned and distributed to multiple tiles as well. To deal with the resulting traffic efficiently, the NoC needs to support network multicasts. On the other hand, advanced techniques like aggressive voltage scaling and feature size reduction in technology generations of 22 nm and below introduce new variability challenges to SoC designers in general. Especially for Network-on-Chip (NoC) as on-Chip communication backbone, the impact of bit flips in registers and on wires is of high importance. This paper focuses on the expected end-to-end bit and packet error rates for multicast groups. The estimations are based on the probabilities of single bit flips of NoC entities such as buffers or links. Being based on binary-symmetric-channels (BSCs), the proposed approach abstracts technology details and allows for fast design space exploration during early phases of HW/SW system design to assess the reliability of NoC including different application partitionings without time-consuming network simulations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Baumann, R.C.: The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In: International Electron Devices Meeting, pp. 329–332 (2002)
Bertozzi, D., Benini, L., De Micheli, G.: Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(6), 818–831 (2005)
Borkar, S.: Design challenges of technology scaling. IEEE Micro 19(4), 23–29 (1999)
Dreslinski, R., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T.: Near-threshold computing: reclaiming moore’s law through energy efficient integrated circuits. Proc. IEEE 98(2), 253–266 (2010)
Ganguly, A., Pande, P., Belzer, B.: Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects. IEEE Trans. VLSI Syst. 17(11), 1626–1639 (2009)
Jerger, N., Peh, L.-S., Lipasti, M.: Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: International Symposium on Computer Architecture, pp. 229–240 (2008)
Kakoee, M., Bertacco, V., Benini, L.: ReliNoC: a reliable network for priority based on-chip communication. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 1–6 (2011)
Maheswari, M., Seetharaman, G.: Enhanced low complex double error correction coding with crosstalk avoidance for reliable on-chip interconnection link. J. Electron. Test. 30(4), 387–400 (2014)
Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M.J., Benini, L., De Micheli, G.: Analysis of error recovery schemes for networks on chips. IEEE Des. Test Comput. 22(5), 434–442 (2005)
Vonbun, M., Wallentowitz, S., Oeldemann, A.: An BSC based NoC simulator for end-to-end packet error rate estimation. https://github.com/TUM-LIS/nocbscsim
Vonbun, M., Wallentowitz, S., Oeldemann, A., Herkersdorf, A.: An analytic approach on end-to-end packet error rate estimation for network-on-chip. In: Euromicro Conference on Digital Systems Design (2015)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Vonbun, M., Wild, T., Herkersdorf, A. (2016). Estimation of End-to-End Packet Error Rates for NoC Multicasts. In: Hannig, F., Cardoso, J.M.P., Pionteck, T., Fey, D., Schröder-Preikschat, W., Teich, J. (eds) Architecture of Computing Systems – ARCS 2016. ARCS 2016. Lecture Notes in Computer Science(), vol 9637. Springer, Cham. https://doi.org/10.1007/978-3-319-30695-7_27
Download citation
DOI: https://doi.org/10.1007/978-3-319-30695-7_27
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30694-0
Online ISBN: 978-3-319-30695-7
eBook Packages: Computer ScienceComputer Science (R0)