Skip to main content

CRISP: Cutting Edge Reconfigurable ICs for Stream Processing

  • Chapter
  • First Online:
Reconfigurable Computing

Abstract

The Cutting edge Reconfigurable ICs for Stream Processing (CRISP) project aims to create a highly scalable and dependable reconfigurable system concept for a wide range of tomorrow’s streaming DSP applications. Within CRISP, a network-on-chip based many-core stream processor with dependability infrastructure and run-time resource management is devised, implemented, and manufactured to demonstrate a coarse-grained core-level reconfigurable system with scalable computing power, flexibility, and dependability. This chapter introduces CRISP, presents the concepts, and outlines the preliminary results of a running project.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Dally W. et al. Stream Processors: Programmability with Efficiency, ACM Queue, pp. 52–62, 2004.

    Google Scholar 

  2. U.J. Kapasi, S.R. Rixner, W.J. Dally, B. Khailany, J.H. Ahn, P. Mattson, and J.D. Owens. Programmable stream processors. In IEEE Computer 36(8), pp 54–62, 2003.

    Google Scholar 

  3. International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net.

  4. 4S Project Chapter of this book.

    Google Scholar 

  5. 4S Project web pages http://www.recoresystems.com/research/.

  6. G.Smit, E. Schuler, J. Becker, J. Quevremont, and W. Brugger: Overview of the 4S project. In Proc. 7th International Symposium on System-on-Chip (SoC’05), 2005.

    Google Scholar 

  7. M.J.G. Bekooij et al. Dataflow Analysis for Real-Time Embedded Multiprocessor System Design. In Dynamic and Robust Streaming between Connected CE Devices, Kluwer, 2005.

    Google Scholar 

  8. H. J. Visser, Array and phased array antenna basics. Chichester, West Sussex, UK: Wiley, Sep. 2005.

    Book  Google Scholar 

  9. M. I. Skolnik, Introduction to Radar Systems, 3 rd ed. New York, NY, USA: McGraw-Hill, 2001.

    Google Scholar 

  10. GPS Interface Control Document (ICD-GPS-200D), IRN-200 C-004, U.S. Air Force, 2004.

    Google Scholar 

  11. “Galileo Open Service, Signal In Space Interface Control Document (OS SIS ICD),” European GNSS Supervisory Authority, draft 1, 2008.

    Google Scholar 

  12. M. Braasch and A. J. Van Dierendonck. GPS Receiver Architectures and Measurements. In Proc. of the IEEE, vol. 87, no. 1, pp. 48–64, 1999.

    Article  Google Scholar 

  13. D. Akos. The role of Global Navigation Satellite System (GNSS) software radios in embedded systems. In GPS Solutions, 2003.

    Google Scholar 

  14. S.K. Eo, S. Yoo, K.M. Choi. An industrial perspective of power-aware reliable SoC design. In Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 555–557. IEEE Computer Society Press, 2008.

    Google Scholar 

  15. J. Kurzak, A. Buttari, P. Luszczek, and J. Dongarra. The Playstation 3 for High-Performance Scientific Computing. In Computing in Science & Engineering, Vol. 10, Issue 3, IEEE Computer Society, 2008.

    Google Scholar 

  16. J. Dongarra, A. Lastovetsky. An overview of heterogeneous high performance and grid computing. In Engineering the Grid: Status and Perspective, 2006.

    Google Scholar 

  17. O.M. Moreira, M.J.G. Bekooij. Self-timed scheduling analysis for real-time applications. In: EURASIP Journal on Advances in Signal Processing, vol. 2007, pp. 24–37, 2007.

    Google Scholar 

  18. M.L. Fisher, R. Jaikumar, and L.N.V. Wassenhove. A multiplier adjustment method for the generalized assignment problem. In Management Science 32(9), pp 1095–1103, 1986.

    Article  MATH  Google Scholar 

  19. T.D. ter Braak, P. K.F. Hölzenspies, J. Kuper, J. L. Hurink, and G. J.M. Smit. Run-time Spatial Resource Management for Real-Time Applications on Heterogeneous MPSoCs. In Proc. Conference on Design, Automation and Test in Europe (DATE), pp. 357–362, 2010.

    Google Scholar 

  20. T.D. ter Braak, S.T. Burgess, H. Hurskainen, H.G. Kerkhoff, B. Vermeulen, X. Zhang: On-Line Dependability Enhancement of Multiprocessor SoCs by Resource Management. In Proc.12th International Symposium on System-on-Chip (SoC’10), p103–110, 2010.

    Google Scholar 

  21. S. Burgess, T. Ahonen, and J. Nurmi: Software Based Approach to Fault Diagnosis for Multi-Die Networks-on-Chip. In Proc. System, Software, SoC and Silicon Debug, 2010.

    Google Scholar 

  22. B. Hayes. How to avoid yourself. In American Scientist, vol. 86, no. 4, 1998.

    Google Scholar 

  23. H.G. Kerkhoff, O. Kuiken, and X. Zhang: Increasing SoC Dependability via Known Good Tile NoC Testing. In Proc. Conf. on Dependable Systems and Networks (DSN’08), 2008.

    Google Scholar 

  24. X. Zhang, H.G. Kerkhoff, B. Vermeulen. On-Chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism. In Proc. 13th Euromicro Conference on Digital System Design (DSD), 2010.

    Google Scholar 

  25. O.J. Kuiken, X. Zhang and H.G. Kerkhoff. Built-In Self-Diagnostics for a NoC-Based Reconfigurable IC for Dependable Beamforming Applications. In Proc. IEEE Intern. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT’08), 2008.

    Google Scholar 

  26. H.G. Kerkhoff and X. Zhang. Design of an Infrastructural IP Dependability Manager for a Dependable Reconfigurable Many-Core Processor. In Proc. DELTA’10, 2010.

    Google Scholar 

  27. H. Hurskainen, J. Raasakka, T. Ahonen, and J. Nurmi. Multicore Software-Defined Radio Architecture for GNSS Receiver Signal Processing. In EURASIP Journal on Embedded Systems, vol. 2009, Article ID 543720, 10 pages, 2009.

    Google Scholar 

  28. J. Raasakka, H. Hurskainen, T. Paakki, and J. Nurmi. Modeling Multi-Core Software GNSS Receiver with Real Time SW Receiver. In Proc. ION GNSS, 2009.

    Google Scholar 

  29. Sensor Technology Applied in Reconfigurable Systems for sustainable Security (STARS) Project, National Dutch Project, http://www.starsproject.nl.

  30. Nederland Streaming (NEST) Project, Dutch Technology Foundation STW Project, http://caes.ewi.utwente.nl/caes/index.php/research/recently-started-projects/nest

Download references

Acknowledgments

CRISP is a multi-disciplinary endeavor. To achieve the project objectives, highly specialized knowledge is required about applications, front-end and back-end hardware design as well as development and system software. The work reported in this chapter is a team effort and the authors would like to thank the many experts from the consortium, who worked on CRISP including Sébastien Baillou, Helmut Baur, Arjan Boeijink, Werner Brugger, Christoph Büchler, Jan de Wilde, Jeroen Flierman, Michael Günther, Matthias Hofinger, Klaas Hofstra, Henk Holdijk, Philip Hölzenspies, Thomas Janz, Erik Karstens, Ben Kemper, Roy Krikke, Pieter Maier, Rene Meerman, Rik Portengen, Jordy Potman, Johannes Schäfer, Jeroen Scholten, Hans Schurer, Lodewijk Smit, Hermen Toersche, Rene van Hees, and Mark Westmijze. Further, the authors would like to thank the European Community’s Seventh Framework Programme FP7/2007-2013 for supporting the CRISP project, and the project officers and project reviewers for their support and help in guiding the project towards its objectives.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kim Sunesen .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Ahonen, T. et al. (2011). CRISP: Cutting Edge Reconfigurable ICs for Stream Processing. In: Cardoso, J., Hübner, M. (eds) Reconfigurable Computing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0061-5_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-0061-5_9

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-0060-8

  • Online ISBN: 978-1-4614-0061-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics