Skip to main content
SpringerLink
Log in

A Performance Study of BDD-Based Model Checking

  • Conference paper
  • First Online:
Formal Methods in Computer-Aided Design (FMCAD 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1522))

Included in the following conference series:

Abstract

We present a study of the computational aspects of model checking based on binary decision diagrams (BDDs). By using a trace-based evaluation framework, we are able to generate realistic benchmarks and perform this evaluation collaboratively across several different BDD packages. This collaboration has resulted in significant performance improvements and in the discovery of several interesting characteristics of model checking computations. One of the main conclusions of this work is that the BDD computations in model checking and in building BDDs for the outputs of combinational circuits have fundamentally different performance characteristics. The systematic evaluation has also uncovered several open issues that suggest new research directions. We hope that the evaluation methodology used in this study will help lay the foundation for future evaluation of BDD-based algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Akers, S.B. Functional testing with binary decision diagrams. In Proceedings of Eighth Annual International Conference on Fault-Tolerant Computing (June 1978), pp. 75–82.

    Google Scholar 

  2. Ashar, R., and Cheong, M. Efficient breadth-first manipulation of binary decision diagrams. In Proceedings of the International Conference on Computer-Aided Design (November 1994), pp. 622–627.

    Google Scholar 

  3. Biere, A. ABCD: an experimental BDD library, 1998. http://iseran.ira.uka.de/~armin/abcd/.

  4. Brace, K., Rudell, R., and Bryant, R. E. Efficient implementation of a BDD package. In Proceedings of the 27th ACM/IEEE Design Automation Conference (June 1990), pp. 40–45.

    Google Scholar 

  5. Brglez, F., Bryan, D., and Kozmiski, K. Combinational profiles of sequential benchmark circuits. In 1989 International Symposium on Circuits And Systems (May 1989), pp. 1924–1934.

    Google Scholar 

  6. Brglez, F., and Fujiwara, H. A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In 1985 International Symposium on Circuits And Systems (June 1985). Partially described in F. Brglez, P. Pownall, R. Hum. Accelerated ATPG and Fault Grading via Testability Analysis. In 1985 International Symposium on circuits and Systems, pages 695-698, June 1985.

    Google Scholar 

  7. Bryant, R.E. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers C-35, 8 (August 1986), 677–691.

    Google Scholar 

  8. Bryant, R.E. Symbolic Boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys 24, 3 (September 1992), 293–318.

    Google Scholar 

  9. Bryant, R.E. Binary decision diagrams and beyond: Enabling technologies for formal verification. In Proceedings of the International Conference on Computer-Aided Design (November 1995), pp. 236–243.

    Google Scholar 

  10. Burch, J. R., Clarke, E. M., Long, D. E., McMillan, K.L., and Dill, D. L. Symbolic model checking for sequential circuit verification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 13, 4 (April 1994), 401–424.

    Google Scholar 

  11. Coudert, O., Berthet, C., and Madre, J. C. Verification of sequential machines using Boolean functional vectors. In Proceedings of the IFIP International Workshop on Applied Formal Methods for Correct VLSI Design(November 1989), pp. 179–196.

    Google Scholar 

  12. Coudert, O., and Madre, J. C. A unified framework for the formal verification of circuits. In Proceedings of the International Conference on Computer-Aided Design (Feb 1990), pp. 126–129.

    Google Scholar 

  13. Coudert, O., Madre, J.C., and Touati, H. TiGeR Version 1.0 User Guide. Digital Paris Research Lab, December 1993.

    Google Scholar 

  14. Janssen, G. The Eindhoven BDD Package. University of Eindhoven. Anonymous FTP address: ftp://ftp.ics.ele.tue.nl/pub/users/geert/bdd.tar.gz.

  15. Manne, S., Grunwald, D., and Somenzi, F. Remembrance of things past: Locality and memory in BDDs. In Proceedings of the 34th ACM/IEEE Design Automation Conference (June 1997), pp. 196–201.

    Google Scholar 

  16. McMillan, K.L. Symbolic Model Checking. Kluwer Academic Publishers, 1993.

    Google Scholar 

  17. Minato, S., Ishiura, N., and Jajima, S. Shared binary decision diagram with attributed edges for efficient Boolean function manipulation. In Proceedings of the 27th ACM/IEEE Design Automation Conference (June 1990), pp. 52–57.

    Google Scholar 

  18. Ochi, H., Ishiura, N., and Yajima, S. Breadth-first manipulation of SBDD of Boolean functions for vector processing. In Proceedings of the 28th ACM/IEEE Design Automation Conference (June 1991), pp. 413–416.

    Google Scholar 

  19. Ochi, H., Yasuoka, K., and Yajima, S. Breadth-first manipulation of very large binary-decision diagrams. In Proceedings of the International Conference on Computer-Aided Design (November 1993), pp. 48–55.

    Google Scholar 

  20. Ranjan, R. K., and Sanghavi, J. CAL-2.0: Breadth-first manipulation based BDD library. Public software. University of California, Berkeley, CA, June 1997. http://www-cad.eecs.berkeley.edu/Research/cal_bdd/.

    Google Scholar 

  21. Ranjan, R. K., Sanghavi, J. V., Brayton, R.K., and Sangiovanni-Vincentelli, A. High performance BDD package based on exploiting memory hierarchy. In Proceedings of the 33rd ACM/IEEE Design Automation Conference (June 1996), pp. 635–640.

    Google Scholar 

  22. Rudell, R. Dynamic variable ordering for ordered binary decision diagrams. In Proceedings of the International Conference on Computer-Aided Design (November 1993), pp. 139–144.

    Google Scholar 

  23. Sentovich, E.M. A brief study of BDD package performance. In Proceedings of the Formal Methods on Computer-Aided Design (November 1996), pp. 389–403.

    Google Scholar 

  24. Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli., A. L. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41, Electronics Research Lab, University of California, May 1992.

    Google Scholar 

  25. Somenzi, F. CUDD: CU decision diagram package. Public software. University of Colorado, Boulder, CO, April 1997. http://vlsi.colorado.edu/~fabio/.

  26. Yang, B., Chen, Y.-A., Bryant, R.E., and O’Hallaron, D. R. Space-and time-efficient BDD construction via working set control. In 1998 Proceedings of Asia and South Pacific Design Automation Conference (Feb 1998), pp. 423–432.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Carnegie Mellon University, Pittsburgh, PA 15213, USA

    Bwolen Yang, Randal E. Bryant, David R. O’Hallaron, Armin Biere & Olivier Coudert

  2. Synopsys Inc., Mountain View, CA, 94043, USA

    Rajeev K. Ranjan

  3. Eindhoven University of Technology, 5600, MB Eindhoven, Netherlands

    Geert Janssen

  4. University of Colorado, Boulder, CO, 90309, USA

    Fabio Somenzi

Authors
  1. Bwolen Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Randal E. Bryant
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. David R. O’Hallaron
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Armin Biere
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Olivier Coudert
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Geert Janssen
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Rajeev K. Ranjan
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Fabio Somenzi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Computer Science, University of Utah, 50 S Central Campus, Salt Lake City, UT, 841112-9205, USA

    Ganesh Gopalakrishnan

  2. Department of Computer Science, Brigham Young University, 3361 TMCB, Provo, UT, 84602-6576, USA

    Phillip Windley

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yang, B. et al. (1998). A Performance Study of BDD-Based Model Checking. In: Gopalakrishnan, G., Windley, P. (eds) Formal Methods in Computer-Aided Design. FMCAD 1998. Lecture Notes in Computer Science, vol 1522. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-49519-3_18

Download citation

  • DOI: https://doi.org/10.1007/3-540-49519-3_18

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65191-8

  • Online ISBN: 978-3-540-49519-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation