Skip to main content

Automating the Addition of Fault-Tolerance

  • Conference paper
  • First Online:
Formal Techniques in Real-Time and Fault-Tolerant Systems (FTRTFT 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1926))

Abstract

In this paper, we focus on automating the transformation of a given fault-intolerant program into a fault-tolerant program. We show how such a transformation can be done for three levels of fault-tolerance properties, failsafe, nonmasking and masking. For the high atomicity model where the program can read all the variables and write all the variables in one atomic step, we show that all three transformations can be performed in polynomial time in the state space of the fault-intolerant program. For the low atomicity model where restrictions are imposed on the ability of programs to read and write variables, we show that all three transformations can be performed in exponential time in the state space of the fault-intolerant program. We also show that the the problem of adding masking fault-tolerance is NP-hard and, hence, exponential complexity is inevitable unless P =NP.

Email: sandeep@cse.msu.edu, nish@cis.ohio-state.edu. Web: http://www.cse.msu. edu/~sandeep, http://www.cis.ohio-state.edu/~anish. Tel: +1-517-355-2387. Arora is currently on sabbatical leave at Microsoft Research. This work was partially sponsored by NSA Grant MDA904-96-1-0111, NSF Grant NSF-CCR-9972368, an Ameritech Faculty Fellowship, a grant from Microsoft Research, and a grant from Michigan State University.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Arora and S. S. Kulkarni. Detectors and correctors: A theory of fault-tolerance components. International Conference on Distributed Computing Systems, pages 436–443, May 1998.

    Google Scholar 

  2. S. S. Kulkarni. Component-based design of fault-tolerance. PhD thesis, Ohio State University, 1999.

    Google Scholar 

  3. Sandeep S. Kulkarni and Anish Arora. Automating the addition of fault-tolerance. Technical Report MSU-CSE-00-13, Computer Science and Engineering, Michigan State University, East Lansing, Michigan, June 2000.

    Google Scholar 

  4. B. Alpern and F. B. Schneider. Defining liveness. Information Processing Letters, 21:181–185, 1985.

    Article  MATH  MathSciNet  Google Scholar 

  5. E. A. Emerson and E. M. Clarke. Using branching time temporal logic to synchronize synchronization skeletons. Science of Computer Programming, 2:241–266, 1982.

    Article  MATH  Google Scholar 

  6. Z. Manna and P. Wolper. Synthesis of communicating processes from temporal logic speci_cations. ACM Transactions on Programming Languages and Systems, 6:68–93, 1984.

    Article  MATH  Google Scholar 

  7. A. Pnueli and R. Rosner. On the synthesis of a reactive module. ACM Symposium on Principles of Programming Languages, pages 179–190, 1989.

    Google Scholar 

  8. A. Anuchitanukul and Z. Manna. Reliability and synthesis of reactive modules. International Conference on Computer-Aided Verification, pages 156–169, 1994.

    Google Scholar 

  9. A. Arora, P. C. Attie, and E. A. Emerson. Synthesis of fault-tolerant concurrent programs. Proceedings of the 17th ACM Symposium on Principles of Distributed Computing (PODC), 1998.

    Google Scholar 

  10. O. Kupferman and M. Vardi. Synthesis with incomplete information. ICTL, 1997.

    Google Scholar 

  11. D. Dill and H. Wong-Toi. Synthesizing processes and schedulers from temporal specifications. International Conference on Computer-Aided Verification, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kulkarni, S.S., Arora, A. (2000). Automating the Addition of Fault-Tolerance. In: Joseph, M. (eds) Formal Techniques in Real-Time and Fault-Tolerant Systems. FTRTFT 2000. Lecture Notes in Computer Science, vol 1926. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45352-0_9

Download citation

  • DOI: https://doi.org/10.1007/3-540-45352-0_9

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41055-3

  • Online ISBN: 978-3-540-45352-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics