Abstract
Symmetry reduction methods exploit symmetry in a system in order to efficiently verify its temporal properties. Two problems may prevent the use of symmetry reduction in practice: (1) the property to be checked may distinguish symmetric states and hence not be preserved by the symmetry, and (2) the system may exhibit little or no symmetry. In this paper, we present a general framework that addresses both of these problems.We introduce “Guarded Annotated Quotient Structures” for compactly representing the state space of systems even when those are asymmetric. We then present algorithms for checking any temporal property on such representations, including non-symmetric properties.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Aggarwal S., Kurshan R. P., Sabnani K. K.: A Calculus for Protocol Specification and Validation. in Protocol Specification, Testing and Verification III, H. Ruden, C. West (ed’s), pp19–34, North-Holland, 1983.
Clarke, E. M., Filkorn, T., Jha, S.: Exploiting Symmetry in Temporal Logic Model Checking. CAV93, LNCS 697 Springer-Verlag, 1993.
Emerson, E. A.: Temporal and modal logic. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science. Elsevier/MIT Press, Amsterdam/Cambridge, 1990.
Emerson, E. A., Sistla, A. P.: Symmetry and Model Checking. CAV93, LNCS 697 Springer-Verlag, 1993; journal version appeared in Formal Methods in System Design, 9(1/2),1996, pp 105–130.
Emerson, E. A., Sistla, A. P.: Utilizing Symmetry when Model Checking under Fairness Assumptions: An Automata-theoretic Approach. CAV95, LNCS 939 Springer-Verlag, 1995.
Emerson E. A., Treffler R., From Symmetry to Asymmetry: New techniques for Symmetry Reduction in Model-checking, Proc. of CHARME 1999.
Emerson E. A., Havlicek J. W., Virtual Symmetry Reductions, Proc. of LICS 2000.
Gyuris, V., Sistla, A. P.: On-the-Fly Model Checking under Fairness that Exploits Symmetry. CAV97, LNCS 1254 Springer-Verlag, 1997; To appear in Formal Methods in System Design.
Godefroid, P.: Exploiting Symmetry when Model-Checking Software, Proceedings of FORTE/PSTV’99, Beijing, 1999.
Ip, C. N., Dill, D. L.: Better Verification through Symmetry. Formal Methods in System Design 9 1/2, pp41–75, 1996.
Jensen, K.: Colored Petri Nets: Basic Concepts, Analysis Methods, and Practical Use, Vol2. Analysis Methods, EATCS Monographs, Springer-Verlag, 1994.
Jha, S.: Symmetry and Induction in Model Checking, Ph. D. Thesis, Computer Science Department, Carnegie-Mellon University, 1996.
Kurshan, R. P.: Computer Aided Verification of Coordinated Processes: The Automata Theoretic Approach, Princeton University Press, Princeton NJ, 1994.
Sistla A. P., Gyuris V., Emerson E. A., SMC: A Symmetry based Model Checker for Verification of Safety and Liveness Properties, ACM Transactions on Software Engineering Methodologies, Vol 9,No 2, pp 133–166, April 2000.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sistla, A.P., Godefroid, P. (2001). Symmetry and Reduced Symmetry in Model Checking?. In: Berry, G., Comon, H., Finkel, A. (eds) Computer Aided Verification. CAV 2001. Lecture Notes in Computer Science, vol 2102. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44585-4_9
Download citation
DOI: https://doi.org/10.1007/3-540-44585-4_9
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42345-4
Online ISBN: 978-3-540-44585-2
eBook Packages: Springer Book Archive