Abstract
Placement information is useful in producing efficient circuit layout, especially for hardware libraries or for run-time reconfigurable designs. Relative placement information enables control of circuit layout at a higher level of abstraction than placement information in the form of explicit coordinates. We present a functional specification of a procedure for compiling programs with relative placement information in Pebble, a simple language based on Structural VHDL, into programs with explicit placement coordinate information. This procedure includes source-level transformation for compiling into descriptions that support conditional compilation based on symbolic placement constraints, a feature essential for parametrised library elements. Partial evaluation is used to optimise a description using relative placement to improve its size and speed. We illustrate our approach using a DES encryption design, which results in a 60% reduction in area and a 6% improvement in speed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. Bjesse, K. Claessen, M. Sheeran and S. Singh, “Lava: Hardware design in Haskell”, Proc. ACM Int. Conf. Functional Programming (ICFP’98), ACM Press, 1998.
F. Dupont-De-Dinechin, W. Luk and S.W. McKeever, “Towards portable hierarchical placement for FPGAs”, INRIA Report 3776, 1999.
S. Guo and W. Luk, “An Integrated system for developing regular array design”, Journal of Systems Architecture, Vol. 47, 2001.
N. Jones, C. Gomard and P. Sestoft, Partial Evaluation and Automatic Program Generation, Prentice Hall International Series in Computer Science, 1993.
W. Luk, “A declarative approach to incremental custom computing”, in Proc. Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1995.
W. Luk, S. Guo, N. Shirazi and N. Zhuang, “A framework for developing parametrised FPGA libraries”, in Field-Programmable Logic and Applications, LNCS 1142, Springer, 1996.
W. Luk, T. Kean, A. Derbyshire, J. Gause, S.W. McKeever, O. Mencer and A. Yeow, “Parameterised Hardware Libraries for Programmable System-on-Chip Technology”, in Canadian Journal of Electrical and Computer Engineering, Vol. 26, No. 3/4, 2001.
W. Luk and I. Page, “Parametrising designs for FPGAs”, in FPGAs, Abingdon EE&CS Books, 1991.
W. Luk and S.W. McKeever, “Pebble: a language for parametrised and reconfigurable hardware design”, in Field-Programmable Logic and Applications, LNCS 1482, Springer, 1998.
J. MacBeth and P. Lysaght, “Dynamically reconfigurable cores”, in Field-Programmable Logic and Applications, LNCS 2147, Springer, 2001.
N. McKay, T. Melham, K.W. Susanto and S. Singh, “Dynamic specialisation of XC6200 FPGAs by partial evaluation”, in Proc. Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1998.
S.W. McKeever and W. Luk, “Towards provably-correct hardware compilation tools based on pass separation techniques”, in Correct Hardware Design and Verification Methods, LNCS 2144, Springer, 2001.
S.W. McKeever and W. Luk, “A declarative framework for developing parametrised hardware libraries”, in Proc. 8th Int. Conf. on Electronics, Circuits and Systems, IEEE, 2001.
C. Patterson, “High Performance DES Encryption in Virtex FPGAs using JBits”, Proc. Symp. on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2000.
R. Sharp and O. Rasmussen, “The T-Ruby design system”, Formal Methods in System Design, Vol. 11, No. 3, October, 1997.
N. Shirazi, W. Luk and P.Y.K. Cheung, “Framework and tools for run-time reconfigurable designs”, IEE Proc. Comput. Digit. Tech., Vol. 147, No. 3, May 2000.
S. Singh, “Architectural descriptions for FPGA circuits”, in Proc. Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1995.
S. Singh, “Death of the RLOC?”, in Proc. Symp. on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2000.
S. Trimberger, R. Pang and A. Singh, “A 12 Gbps DES encryptor/decryptor core in an FPGA”, in Proc. Cryptographic Hardware and Embedded Systems, LNCS 1965, Springer, 2000.
Q. Wang and D.M. Lewis, “Automated field-programmable compute accelerator design using partial evaluation”, in Proc. Symp. on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1997.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
McKeever, S., Luk, W., Derbyshire, A. (2002). Compiling Hardware Descriptions with Relative Placement Information for Parametrised Libraries. In: Aagaard, M.D., O’Leary, J.W. (eds) Formal Methods in Computer-Aided Design. FMCAD 2002. Lecture Notes in Computer Science, vol 2517. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36126-X_21
Download citation
DOI: https://doi.org/10.1007/3-540-36126-X_21
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00116-4
Online ISBN: 978-3-540-36126-8
eBook Packages: Springer Book Archive