Abstract
Simple digital FIR filters have recently been evolved directly in the reconfigurable gate array, ignoring thus a classical method based on multiply–and–accumulate structures. This work indicates that the method is very problematic. In this paper, the gate-level approach is extended to IIR filters, a new approach is proposed to the fitness calculation based on the impulse response evaluation and a comparison is performed between the evolutionary FIR filter design utilizing a full set and a reduced set of gates. The objective of these experiments is to show that the evolutionary design of digital filters at the gate level does not produce filters that are useful in practice when linearity of filters is not guaranteed by the evolutionary design method.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Erba, M., et al.: An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters. In: Miller, J., Tomassini, M., Lanzi, P.L., Ryan, C., Tetamanzi, A.G.B., Langdon, W.B. (eds.) EuroGP 2001. LNCS, vol. 2038, pp. 36–50. Springer, Heidelberg (2001)
Ganguly, N., et al.: A survey on cellular automata. Technical report, Centre for High Performance Computing, Dresden University of Technology (December 2003)
Gwaltney, D., Dutton, K.: A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback. In: Proc. of 2005 NASA/DoD Conference on Evolvable Hardware, pp. 43–50. IEEE Comp. Society Press, Los Alamitos (2005)
Harris, S.P., Ifeachor, E.C.: Automating IIR filter design by genetic algorithm. In: Proc. of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA 1995), vol. 414, pp. 271–275. IEE, London (1995)
Hounsell, B.I., Arslan, T., Thomson, R.: Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform. Soft Computing 8(5), 307–317 (2004)
Ifeachor, E.C., Jervis, B.W.: Digital Signal Processing: A Practical Approach, 2nd edn. Pearson Education, London (2002)
Martinez-Peiro, M., Boemo, E.I., Wanhammar, L.: Design of High-Speed Multiplierless Filters Using a Nonrecursive Signed Common Subexpression Algorithm. IEEE Trans. Circuits Syst. II 49(3), 196–203 (2002)
Miller, J., Job, D., Vassilev, V.: Principles in the Evolutionary Design of Digital Circuits – Part I. Genetic Programming and Evolvable Machines 1(1), 8–35 (2000)
Miller, J.: Evolution of Digital Filters Using a Gate Array Model. In: Poli, R., Voigt, H.-M., Cagnoni, S., Corne, D.W., Smith, G.D., Fogarty, T.C. (eds.) EvoIASP 1999 and EuroEcTel 1999. LNCS, vol. 1596, pp. 121–132. Springer, Heidelberg (1999)
Miller, J.: On the filtering properties of evolved gate arrays. In: Proc. of NASA/DOD Workshop on Evolvable Hardware, pp. 2–11. IEEE Comp. Society, Los Alamitos (1999)
Miller, J.: Digital Filter Design at Gate-level using Evolutionary Algorithms. In: Proc. of the Genetic and Evolutionary Computation Conference (GECCO 1999), pp. 1127–1134. Morgan Kaufmann, San Francisco (1999)
Wade, G., Roberts, A., Williams, G.: Multiplier-less FIR filter design using a genetic algorithm. IEE Proceedings in Vision, Image and Signal Processing 141(3), 175–180 (1994)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sekanina, L., Vašíček, Z. (2006). On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level. In: Rothlauf, F., et al. Applications of Evolutionary Computing. EvoWorkshops 2006. Lecture Notes in Computer Science, vol 3907. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11732242_31
Download citation
DOI: https://doi.org/10.1007/11732242_31
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-33237-4
Online ISBN: 978-3-540-33238-1
eBook Packages: Computer ScienceComputer Science (R0)