Abstract
This paper describes a real-time stereo depth measurement image processing system. This system uses Xilinx Virtex-II Series XC2V3000 FPGA and generates 8-bit sub-pixel disparities on 640 by 480 resolution images at video rate (60 frames/sec) with maximum disparity ranges of up to 128 pixels. The implemented stereo matching algorithm finds a minimum of window-based sum of absolute difference (SAD) operation. And the preprocessing, scale transformation and final stage compensation technique are adopted for maximizing the wide disparity range detection. The proposed vision system is suitable for real-time range estimation and robot navigation applications.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Kanade, T., Yoshida, A., Oda, K., Kano, H., Tanaka, M.: A Stereo Machine for Video-rate Dense Depth Mapping and Its New Applications. In: Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition, June 18-20, pp. 196–220 (1996)
Jeong, H., Oh, Y.: A Parallel Real Time Implementation of Stereo Matching. In: Proceedings of 15th International Symposium on Parallel and Distributed Processing, April 2001, pp. 23–27 (2001)
Darabiha, A., Rose, J., MacLean, W.J.: Video-Rate Stereo Depth Measurement on Programmable Hardware. In: Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition, June 2003, vol. 1, pp. I203–I210 (2003)
Woodfill, J.I., Gordon, G., Buck, R.: Tyzx DeepSea High Speed Stereo Vision System. In: Proceedings of IEEE Computer Society Workshop on Real Time 3-D Sensors and Their Use, Conference on Computer Vision and Pattern Recognition (June 2004)
Koschan, A., Rodehorst, V.: Towards Real-Time Stereo Employing Parallel Algorithms For Edge-Based And Dense Stereo Matching. In: Proceedings of Computer Architecture for Maching Perception, pp. 233–241 (September 1995)
Veksler, O.: Stereo Correspondence with Compact Windows via Minimum Ratio Cycle. IEEE Trans. Pattern Anal. Machine Intell. 24(12), 1654–1660 (2002)
Sastry, R., Ranganathan, N., Jain, R.C.: VLSI Architecture for High-Speed Range Estimation. IEEE Trans. Pattern Anal. Machine Intell. 17(9), 894–899 (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Han, D., Hwang, DH. (2005). A Novel Stereo Matching Method for Wide Disparity Range Detection. In: Kamel, M., Campilho, A. (eds) Image Analysis and Recognition. ICIAR 2005. Lecture Notes in Computer Science, vol 3656. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11559573_79
Download citation
DOI: https://doi.org/10.1007/11559573_79
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29069-8
Online ISBN: 978-3-540-31938-2
eBook Packages: Computer ScienceComputer Science (R0)