Skip to main content

Application of Very Fast Simulated Reannealing (VFSR) to Low Power Design

  • Conference paper
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2005)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3553))

Included in the following conference series:

Abstract

This paper addresses the problem of optimal supply and threshold voltage selection with device sizing by minimizing power consumption and maximizing battery charge capacitance using Very Fast Simulated Reannealing (VFSR). We assume that multiple supply voltages and multiple threshold voltage devices are available at gate level. Minimizing power consumption does not necessarily maximize battery charge capacitance. This paper achieves this by implementing both objectives in the cost function.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Linden, H.D.: Handbook of Batteries, 2nd edn. McGraw-Hill, New York (1995)

    Google Scholar 

  2. Nguyen, D., et al.: Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization. In: Proc. of the Int. Symp. on Low Power Electronics and Design (2003)

    Google Scholar 

  3. Pant, P., Roy, R., Chatterj, A.: Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits. IEEE Trans. on VLSI 9, 390–394 (2001)

    Article  Google Scholar 

  4. Hung, W., et al.: Total power optimization through simultaneously multiple-Vdd multiple-Vth assignment and device sizing with stack forcing. In: Proc. of the Int. Symp. on Low Power Electronics and Design (2004)

    Google Scholar 

  5. Stojanovic, V., et al.: Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization. In: Proc. European Solid-State Circuits Conf. (2002)

    Google Scholar 

  6. Augsburger, S., Nikolij, B.: Reducing power with dual supply, dual threshold, and transistor sizing. In: Proc of Int. Conf. on Comp, pp. 316–321 (2002)

    Google Scholar 

  7. Ingber, L.: Very fast simulated reannealing. Mathl. Comput. Modeling 12, 967–993 (1989)

    Article  MATH  MathSciNet  Google Scholar 

  8. Ingber, L., Rosen, B.: Genetic algorithms and simulated reannealing. Mathl. Comput. Modeling 16, 87–100 (1992)

    Article  MATH  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Manzak, A., Goksu, H. (2005). Application of Very Fast Simulated Reannealing (VFSR) to Low Power Design. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2005. Lecture Notes in Computer Science, vol 3553. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11512622_33

Download citation

  • DOI: https://doi.org/10.1007/11512622_33

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-26969-4

  • Online ISBN: 978-3-540-31664-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics